Quality Engineer

You might also like

Download as txt, pdf, or txt
Download as txt, pdf, or txt
You are on page 1of 4

PRADEEP GUNDAPPA

1401, Red Hawk Circle, Fremont, CA 94538


Cell: (775) 376-3944 * e-mail: pgce6a78@westpost.net
OBJECTIVE
Seeking a Quality Management Position which will utilize my 15 years of experie
nce in Semiconductor, Sensor and Medical industries in Wafer Fab, Die Fab, Yield
, Engineering, Quality Management for making Strong Contributions to the Organiz
ational goals through development of professional skills.

Summary of Skills
Supplier audits PCN/DCN/DHR/DCO Manager
Supply Chain Management Proficient Chaired CCB
Customer Quality Manager 8D, Root cause Analysis Trainer
ISO 9001:2008 Manager ITAR/DFAR
Chaired, MRB Contract Manufacturing QMS set up/R and D
RABSQ Certified Lead Auditor Sigma 6 Proficient
Managed Multiple Cross Functional Team RMA Manager
Wafer Fab SPC Control Self correcting QMS Implementation Trainer
Supplier SCAR and Scorecards Best Practice Sharing and Bench
marking
29 CFR 820 Trained Process Qualifications
IQ/OQ/PQ managed
Extensive International experience Global RMA and logistics set u
p
Managing Quality groups in China ISO13485 Trainer

EDUCATION
University of Mysore, Surathkal
B.S. Mechanical Engineering
University of Saskatchewan, Saskatoon, Canada
M.Sc. in Mechanical Engineering (Emphasis on Materials) 1990
PROFESSIONAL EXPERIENCE
Staff Product Assurance Proteus Biomedical Inc * Redwood City, CA * Mar 2010
--Current
* Successfully certified site for ISO 13485 Certification
* Conducted Supplier , internal and Gap analysis audits (25)
* RABSQ certified Lead auditor certification and training completed
* Chaired MRB each week to control NMR, CAPA, SCAR, CCB
* Trained engineers on 8D, CCB, CAPA, QSR, ISO9001:2008, ISO 13485 and ISO 9001:
2008
* Developed, implemented and maintained Customer RMA, Recalls and Logistic set u
p
* Implemented QIMCFT program throughout the organization for customer support an
d RMA reduction
Quality Manager Measurement Specialties, Inc. * Fremont, CA * Aug 2006 - Nov
2009
* Led team to certify the site for ISO 9001:2008 successfully.
* RMA Database co-ordination, Database Management, RMA Processing, CAR. FAR, CAP
A'S, closures in timely manner resulted in savings of half million/year
* Managed cross functional teams related to QIM issues and returns involving ope
rations, engineering, applications, sales and regional sales managers on daily b
asis for Die attach, Wire bond and Wafer Fab
* Failure analysis and corrective action management implemented
* Co-ordination and management of Die supplier quality issues.
* Chaired MRB meetings, reviewed incoming materials and in-Process rejections, e
nsured actions
* Managed FA Tech's, quality engineers and returns associates and trained qualit
y groups overseas.
* Quality issues, improvements and fixes presentations and meetings to all custo
mers on daily basis, 8D reports review, on time delivery, failure rates and proc
ess development.
* Led Internal Audits, Management reviews, Supplier score card set up system, SC
AR responses and Supplier Audits to ensure Primary supplier maintenance status a
nd dppm of less than 1000ppm
* Project and Program managed defect reduction for Domestic (wafer fabs, machine
shops) as well as China , Shenzhen (Supplier) assembly operations and entire S
upply chain
* Implemented Product/process validation requirements with R and D and manufactu
ring groups (pilot and scale up to high volume)
* Managed Quality Engineers and Managers both in California and in China
* Promoted QE organization through QIMCFT programs
* Coordinated customer visits, feedback, letters, waivers, requirements, approva
ls and RMA support strategy
* Developed strategies for PCN/DCN/ECN/DHR requirements and electronic QMS imple
mentation
* Developed , implemented and maintained China team strategy for customer requir
ements and Global RMA and Recalls response times
Quality Manager EBS Consulting * Fremont, CA * Jan 2003 - April 2006
* Implemented, maintained and coordinated 30 elements required of QMS systems.
* Investigated customer complaints associated with product quality and coordinat
ed the development of root cause analyses and the development of corrective acti
ons.
* Used SPC methods metrics to analyze yield, process and product performances.
* Worked with engineering, process development and integration groups to continu
ally improve product and process and yield via pareto analysis.
* Conflict resolution, decision making, problem solving, data analysis, managed
programs and lead CFT teams.
Applications Director Solecon Labs * Reno, NV * Jan 2002 - Dec 2002
* Presented seminars on spreading resistance profiles to various semiconductor c
ompanies and Universities.
* Set up lab for ISO 9001-involving setting up specs, procedures, Gage R and R,
SPC.
* Control charts, trained on yield, process flow to operators, interfaced and li
aison with process engineers and SRP technicians and wrote all specs and procedu
res and supported customers worldwide; Primary QA contact for customers, supplie
rs, reps. and distributors worldwide.
* Completed required tradeshows nationwide and set up new accounts primary conta
ct for supplier and vendor Qual.
* Establishment and maintenance of ISO quality systems.
Staff Process Engineer LSI Logic * Santa Clara, CA * Nov 1999 - July 2001
* Project managed defect reduction and yield enhancement activities related to d
eep submicron technologies for the module development team.
* Managed led numerous quality improvement related cross functional teams relate
d to killer defect reduction identification, analysis, root cause and corrective
action plans. These techniques were applied to improve yields.
* Project managed quality metrics and cross functional teams from various proces
s groups including thin films, diffusion, etch and photo, work included tracking
percentage completion, facilitating different groups with information required
and identifying roadblocks.
* WIP tracking, data analysis, main QA contact for audits, well versed with docu
ment control.
* Program managed development of electrical defect density monitor as module yie
ld monitor for metal and via modules. This work included interfacing with test,
fab, integration and module development groups.
* Visited LSI logic fabs Japan and completed Internal audits for QA in productio
n fabs and worked cycle time CFT's related to shortloops to improve cycle time.
* Improved cycle time/cost reduction, certified operators and technicians and su
pported maintenance to keep uptime of systems high.
* Wrote several training documents for operators and technicians and specs for n
ew process engineers for product and process qualifications.
* Implemented ECO/PCN/DCN
Product Engineer Micrel Semiconductor * San Jose, CA * March 1997 - July 199
9
* Yield related activities from E.T.-process correlation standpoint for process
flows.
* Interfaced with various groups including test, fab, design, and customers to e
nsure on time delivery of quality, high volume products to customers.
* Managed SPC and SQC activities related to both process and product parameters.
* Worked on customizing Ashford software for SPC activities/PCP/FMEA/Quality sys
tems.
* Led various cross function teams with production and marketing groups to decre
ase cycle time and reduce cost.
* Improved cycle time/cost reduction, certified operators and technicians and su
pported maintenance to keep uptime of systems high.
* Developed guidelines, checklists, website interfaces, special customization pa
ckages for project documents and presentations.
* Organized, lead and facilitated cross-functional projects to drive short-term
and long-term business improvements.
* Managed the development and maintenance of methods and systems for measuring t
he degree to which the project goals, objectives and metrics are being met.
* Work with the leadership team to align projects with strategy and prioritize i
mprovement activities.
* Facilitate improvement activities including training, to eliminate waste, driv
ing customer satisfaction, cost reduction, and improved working capital performa
nce.
Process Engineer Integrated Device Technology * Salinas, CA * June 1991 - Ju
ne 1996
* Sustained Genus LPCVD, Novellus (PECVD), eaton ion implant and process evaluat
ion areas for more than 5 years on all shifts for thin films.
* Worked with various SPC groups and QA groups to improve quality metrics in thi
n films.
* Led several cross functional teams related to design of experiments and Gage R
and R.
* Worked with several SPC teams in thin films, work included interface with prod
uct engineering and manufacturing groups. It also included helping teams and eli
minating roadblocks until closure of projects.
* Improved cycle time/cost reduction, certified operators and technicians and su
pported maintenance to keep uptime of equipment systems high.
* Coordinated TQM activities for the group.
* RS1, Data Power, PowerPoint, Frontpage, Excel, Factoryworks, Workstream, Cadet
.
* Well regarded for Interpersonal, written and oral communication skills.
* Effectively handled multiple project tasks simultaneously.
* Key contributor awards in all companies worked for contribution in responsibl
e areas

You might also like