I2C Bus Basics

You might also like

Download as pdf or txt
Download as pdf or txt
You are on page 1of 2

I2C (Inter-Integrated Circuit)

December 16, 2020 6:51 PM

• synchronous, multi-master, multi-slave, packet switched, single-ended, serial communication bus


• connect low-speed devices A/D and D/A converters, I/O devices and other peripherals
• 2 pins
○ SDA: Serial Data Line
○ SCL: Serial Clock Line
• different data speed based on their mode of operation
○ 100kbit/s - standard mode
○ 400 kbit/s - fast mode
○ 1 mbps - Fast plus mode
○ 3.4 mbps - High Speed mode
○ 5 mbps - ultra high speed mode - single master write only mode - animated LED displays
• each device is given a specific address - 7 bit addressing
○ Master node – node that generates the clock and initiates communication with slaves.
○ Slave node – node that receives the clock and responds when addressed by the master

• modes of operation
○ master transmit – master node is sending data to a slave,
○ master receive – master node is receiving data from a slave,
○ slave transmit – slave node is sending data to the master,
○ slave receive – slave node is receiving data from the master.
• special START and STOP signals which act as message delimiters and are distinct from the data bits

• MSB first for address and data


• Clock stretching - An addressed slave device may hold the clock line (SCL) low after receiving (or
sending) a byte, indicating that it is not yet ready to process more data
○ only time in I2C where the slave drives SCL
• SDA used for arbitration in multi master mode - deterministic arbitration policy - similar to CAN

Protocols Page 1
Protocols Page 2

You might also like