Download as doc, pdf, or txt
Download as doc, pdf, or txt
You are on page 1of 3

ANALYSIS OF BUSBAR PROTECTION LOGIC

Figure 6.156 shows the combination of the coupler security logic and the zone supervision, with the input settings applied. Notice that Gate 1
and Gate 2 repre-sent the tie-breaker terminal-to-bus-zone connection settings; they are not part of the logic.

Assume for this application that the maximum circuit breaker tripping time is 2 cycles and that the maximum closing
time is 3 cycles. Refer to Figure 6.156, and notice that Inputs CB52A1 and CBCLS1 provide the circuit breaker status and the closing signal
information to the relay. These two inputs are in parallel, complementing each other to provide accurate circuit breaker status during open-
to-close and close-to-open circuit breaker operations. When the operator issues a closing signal to the circuit breaker, Input CBCLS1 asserts,
asserting Relay Word bit CBCLST1. We used CBCLST1 in the I01BZ1V, I01BZ2V, and I01BZ3V terminal-to-bus-zone settings. When Relay
Word bits I01BZ1V, I01BZ2V, and I01BZ3V assert, the relay considers the CT in the differential calculations. Set the timer dropout time
(CBCLDO1) to a value longer than the maximum breaker closing time. In this example, allow a short safety margin and set  CBCLDO1 to 5
cycles (default value). Inserting the CTs in the differential equations before primary current flows emulates the early make, late break
timing requirement for the disconnect auxiliary contacts. A setting of 5 cycles allows the circuit breaker ample time to change state, during
which time the CB52A1 Relay Word bit asserts. When opening the circuit breaker, the inverse applies. When opening the circuit breaker,
the inverse applies. For a close-to-open circuit breaker operation, we must guard against prematurely removing the CTs from the
differential equations due to circuit breaker auxiliary contact misalignment. Since we do not use the CB52T1 in the tie-breaker terminal-to-
bus-zone connection settings, it is possible to prematurely remove the CTs from the differential equations. However, because we supervise
all Zone 2 faults, premature removal of the CTs does not adversely affect Zone 2 differential elements.

Two tie-breaker operating conditions are possible: when the tie breaker connects between Busbar B1 and Busbar B2 (Disconnect Z891
and Disconnect Z892 are closed) or when the tie breaker connects between Busbar B2 and the Transfer busbar (Disconnect Z892 and
Disconnect Z898 are closed). The following discussion describes the prevention of the loss of Busbar 2 when the tie breaker connects
between Busbar B1 and Busbar B2, but the same argu-ment applies when a feeder is on transfer. Figure 6.157 shows Busbar B1, Busbar B2,
the tie breaker, and two of the four terminals at the station. The challenge to the coupler security logic is to trip Bus-bar B1 and not Busbar
B2 for Fault F1. This requirement contradicts the existing configuration, for it calls for the coupler security logic to prevent the differential
element of Busbar B2 from operating for an in-zone fault (fault on Busbar 2), and for the differential element of Busbar B1 to operate for an
out-of-zone fault (fault on Busbar 2).

Consider the operation when Fault F1 occurs without the coupler security logic. Differential protection B1 is stable, and
differential protection B2 immediately trips the MADRID circuit breaker and the tie-breaker circuit breaker. However, tripping the MADRID
circuit breaker and the tie-breaker circuit breaker does not clear Fault F1. Fault current still flows from the MILAN Feeder through Busbar B1
and into the fault. Although breaker failure protection will operate to trip the MILAN circuit breaker, this operation takes place after the
breaker failure time delay. After the tie-breaker breaker failure timer times out, all circuit breakers in B1 trip, resulting in both B1 and B2
tripping to clear Fault F1. If a delay in bus-zone protection operation is in order, implement the coupler security logic in a way that trips bus-
zone B2 only when the tie-breaker circuit breaker is open. To prevent tripping of bus-zone B2, configure the relay to achieve the following:

1. Check if the tie breaker is closed. If the tie breaker is closed, trip only the tie breaker to interrupt the fault current from B2; trip no
other circuit breakers. If the tie breaker is open, allow normal busbar protection tripping. 2. When the tie breaker is open, remove
the tie-breaker CT from the differential calculations of B1 and B2. To check the tie-breaker status and remove the CTs when the tie
breaker is open, use the tie-breaker auxiliary contact in the tie-breaker terminal-to-bus-zone con-nection settings. To trip only the
tie breaker for a fault on Busbar 2 requires the following two settings: ➤ supervising the BZ2 differential element ➤ issuing a trip
signal to the tie breaker first Supervise the BZ2 differential element output with the negated output from the coupler security logic
(Z2S := NOT CSL1). We assign 87R2, the unsupervised output from the BZ2 differential element, to ACTRP1, the accelerated trip
input of the coupler security logic. When accelerated trip timer output (ACTRPT1) asserts, Gate 4 in Figure 6.156 turns off and
Relay Word bit CSL1 deasserts. When Relay Word bit CSL1 deasserts, Relay Word bit Z2S asserts, removing the supervision from
the BZ2 differential element. Supervising the BZ2 differential element in this way prevents the tripping of all terminals in BZ2,
including the tie breaker. To still trip the tie breaker, include 87R2, the unsupervised output from Differential Element 2, in the trip
equation of the tie breaker. After the tie breaker opens, we remove the tie-breaker CTs from the differential calculations of both
BZ1 and BZ2, but not the BZ2 supervision. Maintain the BZ2 supervision for at least another 1.25 cycles (add a safety margin of
0.75 cycle) to allow the differential element to reset. Achieve this delay by setting ACTPPU1 to at least 4 cycles. For Fault F1, BZ2
operates, asserting Relay Word bit 87R2. When Relay Word bit 87R2 asserts, the accelerated trip timer starts timing. Because of
the BZ2 zone supervision (NOT CSL1), 87Z2 cannot assert, and only the bus coupler circuit breaker receives a trip signal. Two cycles
later, the tie breaker trips, interrupting the fault current contribution from BZ2. Assume the circuit breaker auxiliary contact
changes state at the same time. When the auxiliary contact changes state, Relay Word bit CB52A1 deas-serts, causing Relay Word
bits I01BZ1V and I01BZ2V to also deassert. When Relay Word bits I01BZ1V and I01BZ2V deassert, the relay removes the CTs from
the differential calculations for BZ1 and BZ2. For Fault F1, the bus coupler circuit breaker is open, but fault current still flows
through the CT. BZ2 is stable when the relay removes the CTs because the bus coupler circuit breaker is open, and terminals from
BZ2 no longer contribute to the fault. However, removing the CTs causes BZ1 to operate because the BZ1 balancing current from
the bus cou-pler CT disappeared. Removing the bus sectionalizer CTs also deasserts Relay Word bit 87R2, causing the accelerated
trip timer to stop timing. Fault F1 is now cleared, by tripping the correct busbar, although after a time delay.
For Fault F2, the initial tripping is the same as for Fault F1: BZ2 operates, assert-ing Relay Word bit 87R2. When
Relay Word bit 87R2 asserts, the accelerated trip timer starts timing. Because of the BZ2 zone supervision (NOT CSL1), 87Z2 cannot
assert, and only the bus coupler circuit breaker receives a trip signal.
Two cycles later, the tie breaker trips, and the auxiliary contact changes state at the same time. When the
auxiliary contact changes state, Relay Word bit CB52A1 deasserts, causing Relay Word bits I01BZ1V and I01BZ2V to also deassert.
When Relay Word bits I01BZ1V and I01BZ2V deassert, the relay removes the CT from the differential calculations for BZ1 and BZ2.
Because the bus coupler circuit breaker is open, terminals from BZ1 no longer contribute to the fault and BZ1 is stable. However,
the BZ2 zone supervision (NOT CSL1) still supervises the BZ2 trip output for another two cycles. Two cycles later, Acceler-ate Trip
Timer ACTRP1 times out, causing CSL1 to deassert. When Relay Word bit CSL1 deasserts, Relay Word bit Z2S asserts, removing the
zone supervision from BZ2 and issuing a trip signal to all circuit breakers on Busbar 2. Although each SEL-487B includes 21 trip
logics, there is only one Minimum Trip Duration Time Delay (TDURD) setting.

Circuit Breaker Status Logic


Circuit breaker status logic, which uses the combination of breaker 52A (normally open) auxiliary contact and the
open phase detection function, OPH. Because 52B (normally closed) contacts are not always available and as a means to reduce the
number of I/O required, the 52B contacts are not required in the logic. However, for applications where the protection philosophy
requires a 52B (normally closed) contact, wire the 52B contact into the relay, but use the negated form of the 52B contact in the
logic, i.e., NOT 52B (52A01 := NOT IN301).
Relay MOD Setting

OLD SETTING NEW SETTING

OLD SETTING NEW SETTING

NO CHANGE

You might also like