Professional Documents
Culture Documents
TFT LCD Panels: V420H1 TFT 42" PANEL
TFT LCD Panels: V420H1 TFT 42" PANEL
kr
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V420H1- L01 is a 42” TFT Liquid Crystal Display module with 24-CCFL Backlight unit and 2ch-LVDS
interface. This module supports 1920 x 1080 HDTV format and can display true 16.7M colors (8-bit/color).
The inverter module for backlight is built-in.
1.2 FEATURES
- Ultra wide viewing angle – Super MVA technology
- High brightness (600 nits)
- High contrast ratio (1000:1)
- Fast response time (8 ms)
- High color saturation (NTSC 75%)
- HD (1920 x 1080 pixels) resolution
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- 180 degree rotation display option
- Optimized response time for 50 / 60 Hz frame rate
1.3 APPLICATION
- TFT LCD TVs
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 930.24(H) x 523.26 (V) (42.02” diagonal) mm
(1)
Bezel Opening Area 938.3 (H) x 531.3 (V) mm
Driver Element a-si TFT active matrix - -
Pixel Number 1920x R.G.B. x 1080 pixel -
Pixel Pitch(Sub Pixel) 0.1615 (H) x 0.4845 (V) mm -
Pixel Arrangement RGB vertical stripe - -
Display Colors 16.7M color -
Display Operation Mode Transmissive mode / Normally black - -
Anti-reflective coating
Surface Treatment Hard coating (3H) - -
Reflection rate : < 2%
Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and
back outlines.
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) 982.3 983 984 mm
Vertical(V) 575.3 576 577 mm Note (1)
Module Size
W/PCB-Cover 43.1 43.8 44.8 mm
Depth(D)
W/I INV 52.3 53 54 mm -
Weight 11800 12000 12200 g -
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
3 / 28
100
90
80
60
Operating Range
40
20
5 Storage Range
-40 -20 0 20 40 60 80
Temperature (ºC)
4 / 28
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE Ta = 25" 2 °C
Value
Parameter Symbol Unit Note
Min. Typ. Max.
Power Supply Voltage Vcc 16.2 18 19.8 V (1)
Ripple Voltage VRP - - 360 mV -
Rush Current IRUSH - 3 - A (2)
White - 0.75 - A (3)a
Power Supply Current Black lcc - 0.30 - A (3)b
Vertical Stripe - 0.55 - A (3)c
LVDS differential input high threshold voltage VTH - - +100 mV
LVDS differential input low threshold voltage VTL -100 - - mV
LVDS common input voltage Vic 1.125 1.25 1.375 V
Terminating Resistor RT - 100 - ohm
Input High Threshold
VIH 2.7 - 3.3 V
Voltage
CMOS interface
Input Low Threshold
VIL 0 - 0.7 V
Voltage
Note (1) The module should be always operated within the above ranges.
Note (2) Measurement condition:
5 / 28
+5.0V
Q1 2SK1475
Vcc
C3
FUSE (LCD Module Input)
R1 1uF
47K
(High to Low)
(Control Signal)
Q2
R2
SW 2SK1470
1K
+12V
VR1 47K C2
C1
0.01uF
1uF
0.9Vcc
0.1Vcc
GND
470µs
Note (3) The specified power supply current is under the conditions at Vcc =18V, Ta = 25 ± 2 ºC, fv = 60 Hz,
whereas a power dissipation check pattern below is displayed.
6 / 28
R G B R G B
B R G B R G B R
B R G B R G B R
R G B R G B
Active Area
7 / 28
HV (White -) HV (Pink +)
A 1 1 A
HV(Pink -) HV (White +)
A 2 2 A
HV (White +) HV (Pink -)
A 1 HV(Pink +) 1 A
HV (White -)
A 2 2 A
HV (White -) HV (Pink +)
A 1 1 A
HV(Pink -) HV (White +)
A 2 2 A
HV (White +) HV (Pink -)
A 1 1 A
A 2 HV(Pink +) HV (White -)
2 A
HV (White -) HV (Pink +)
A 1 A
HV(Pink -) HV (White +) 1
A 2 2 A
HV (White +) HV (Pink -)
A 1 A
HV(Pink +) HV (White -) 1
A 2 2 A
Inverter Inverter
LCD Module
(Master) HV (White -) HV (Pink +) (Slavor)
A 1 1 A
HV(Pink -) HV (White +)
A 2 2 A
HV (White +) HV (Pink -)
A 1 A
HV(Pink +) HV (White -) 1
A 2 2 A
HV(Blue -) HV (Pink +)
A 1 1 A
HV (Pink -) HV (White +)
A 2 2 A
HV(Blue +) HV (Pink -)
A 1 1 A
HV (Pink +) HV (White -)
A 2 2 A
HV(Blue -) HV (Pink +)
A 1 1 A
HV (Pink -) HV (White +)
A 2 2 A
HV(Blue +) HV (Pink -)
A 1 1 A
HV (Pink +) HV (White -)
A 2 2 A
Note (2) The lamp starting voltage VS should be applied to the lamp for more than 1 second after startup.
Otherwise the lamp may not be turned on.
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display
input signals, and it may result in line flow on the display. In order to avoid interference, the lamp
frequency should be detached from the horizontal synchronous frequency and its harmonics as far
as possible.
Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and
the effective discharge length is longer than 80% of its original length (Effective discharge length is
defined as an area that has equal to or more than 70% brightness compared to the brightness at the
center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25±2°C
and IL = 4.5 ~ 5.5 mA.
Note (5) The power supply capacity should be higher than the total inverter power consumption PBL. Since
the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current
changed as PWM duty on and off. The transient response of power supply should be considered for
the changing loading when inverter dimming.
8 / 28
9 / 28
VBL
0
Ton1 Toff1
VAUX
0 Ton2
Toff2
VBLON 2.0V
0.8V
0
Backlight on duration
Tr Tf
TIG,ON
VIG
2.0V
0
VSEL 2.0V
0.8V Int. Dimming Function
0 Ext. Dimming Function
TPWMR TPWMF
VEPWM 2.0V
0.8V
0
3.0V
VIPWM
0
VW
External External
PWM PWM Duty
Period
100% Minimun
Duty
10 / 28
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
ERX0(+/-)
ERX1(+/-)
FRAME
BUFFER
SCAN DRIVER
ERX2(+/-)
(FI-X30SSL-HF (JAE))
ERX3(+/-)
INPUT CONNECTOR
ORX1(+/-)
TIMING
ORX2(+/-)
ORX3(+/-) CONTROLLER
ORXC(+/-)
RPF
DATA DRIVER (RSDS)
ODSEL1
CN1 VBL
VBL
INVERTER GND
GND INVERTER CN4-CN27:SM02 (12.0)B-BHS-1-TB(LF)(JST)
CONNECTOR VAUX
VAUX CONNECTOR
CN3 CN1:S12B-PH-SM3-TB BACKLIGHT
GND (D)(LF) CN2:S12B-PH-SM3-TB
IG UNIT (D)(LF)
SEL
CN3:S10B-PH-SM3-TB (Slave)
E_PWM
I_PWM
(D)(LF)
BLON
(Master)
CN28-CN31: SM20B-SHLS-TF(LF)
11 / 28
12 / 28
13 / 28
1 HV(White) 1 HV(Pink)
2 HV(Pink) 2 HV(White)
1 HV(White) 1 HV(Pink)
2 HV(Pink) 2 HV(White)
1 HV(White) 1 HV(Pink)
2 HV(Pink) 2 HV(White)
14 / 28
15 / 28
ERx0+ 51Ω
100pF RxOUT
TxIN ERx0-
ER0-ER7 51Ω ER0-ER7
ERx1+ 51Ω
EG0-EG7 100pF EG0-EG7
ERx1-
51Ω EB0-EB7
EB0-EB7
ERx2+ 51Ω
DE 100pF DE
ERx2-
51Ω
ERx3+ 51Ω OR0-OR7
OR0-OR7
100pF
OG0-OG7 ERx3- OG0-OG7
51Ω
OB0-OB7 OB0-OB7
ECLK+ 51Ω
DCLK PLL ECLK-
100pF
PLL DCLK
51Ω
Host
Graphics Timing
Controller Controller
ORx0+ 51Ω
100pF
ORx0-
51Ω
ORx1+ 51Ω
100pF
ORx1-
ORx2+ 51Ω
100pF
ORx2-
51Ω
ORx3+ 51Ω
100pF
ORx3-
51Ω
OCLK+ 51Ω
PLL OCLK-
100pF
PLL
51Ω
16 / 28
Note (1) The system must have the transmitter to drive the module.
Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is
used differentially.
Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is even pixel and the
second pixel is odd pixel.
17/ 28
18/ 28
19/ 28
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item Symbol Min. Typ. Max. Unit Note
Frequency 1/Tc (60) 74 (80) MHZ -
LVDS Receiver Clock Input cycle to
Trcl - - 200 ps -
cycle jitter
LVDS Receiver Data Setup Time Tlvsu 600 - - ps -
Hold Time Tlvhd 600 - - ps -
Frame Rate Fr 5 47 50 53 Hz (2)
Fr6 57 60 63 Hz (3)
Vertical Active Display Term Total Tv (1115) 1125 (1135) Th Tv=Tvd+Tvb
Display Tvd 1080 1080 1080 Th -
Blank Tvb (35) 45 (55) Th -
Total Th (2100) 2200 (2300) Tc Th=Thd+Thb
Horizontal Active Display Term Display Thd 1920 1920 1920 Tc -
Blank Thb (180) 280 (380) Tc -
Note (1) Since this module is operated in DE only mode, Hsync and Vsync input signals should be set to
low logic level. Otherwise, this module would operate abnormally.
Note (2) (ODSEL2, ODSEL1) = (L,H). Please refer to 5.1 for detail information.
Note (3) (ODSEL2, ODSEL1) = (L,L). Please refer to 5.1 for detail information.
Tv
Tvd
Tvb
DE
Th
DCLK
Tc
Thd
Thb
DE
20/ 28
Tc
RXCLK+/-
RXn+/-
Tlvsu
Tlvhd
1T 3T 5T 7T 9T 11T 13T
14 14 14 14 14 14 14
21/ 28
V CC
0.1VCC 0.1VDD
0V
0# T1#10ms T1 T3
0# T2#50ms
0# T3#50ms
500ms# T4
T2
T4
VALID
Signals
0V
T5 T6
Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD
operation or the LCD turns off before the backlight turns off, the display may momentarily become
abnormal screen.
Note (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
Note (5) Interface signal shall not be kept at high impedance when the power is on.
22 / 28
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit
o
Ambient Temperature Ta 25±2 C
Ambient Humidity Ha 50±10 %RH
Supply Voltage VCC 18 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Lamp Current IL (5.0±0.5) mA
Oscillating Frequency (Inverter) FL (50±3) KHz
Frame Rate Fr 60 Hz
23 / 28
Normal
θx = θy = 0º
θy- θy+
6 o’clock
y- x+ θX+ = 90º
θy- = 90º
90%
Optical
Response
Gray Level 0
10%
0%
Time
TF TR
24/ 28
Drive signal
of LCD Panel
Time
100%
90%
Optical
Response
10%
0%
Time
Gray to gray Gray to gray
switching time switching time
25 / 28
LCD Module
LCD Panel
Horizontal Line
D
D/4 D/2 3D/4
Vertical Line
W/4 1 2
X=1 to 5
3W/4 3 4
Active Area
26/ 28
27 / 28
28/ 28