Professional Documents
Culture Documents
Design and Control of A Three-Phase T-Type Inverter Using Reverse-Blocking Igbts
Design and Control of A Three-Phase T-Type Inverter Using Reverse-Blocking Igbts
Design and Control of A Three-Phase T-Type Inverter Using Reverse-Blocking Igbts
Abstract-This paper proposes the design and implementation of a grid with 380V/50Hz voltage. This paper presents the design of
15kW three-phase T-type inverter. Fuji Electric's new generation the PWM method along with a voltage-current control, which
IGBT module (V series) using RB-IGBT technology is applied for is embedded on a TMS320F3F28379D DSP kit. The
the converter, due to its higher efficiency from conventional experimental system for the three-phase T-type inverter uses
IGBTs to reduce switching losses on the semiconductors. Under the RB-IGBT technology semiconductor. The experiment
full load conditions, the overall efficiency of the converter can results verify the effectiveness of the proposed method in
reach over 98%. The control design and sine PWM modulation improving the system's efficiency.
are implemented on a DSP kit named TMS320F3F28379D. In
addition, the PWM is generated with the fundamental and third II. THE THREE-PHASE T-TYPE INVERTER STRUCTURE USING
harmonics of a sin wave, allowing a modulation factor up to 1,154 RB-IGBT
compared to traditional PWM. The output voltage of 220V/50Hz
with less than 2% of THD can be achieved at the minimum input Figure 1 presents a three-phase three-level T-type inverter
DC voltage of 550V. structure, which consists of the conventional two-level
topology with six switches (SA1, SA4, SB1, SB4, SC1, SC4), while
Keywords-three-phase T-type inverter; Pulse Width Modulation each leg is connected to the neutral point P of a DC bus
(PWM); digital signal processor through three bidirectional switches (S A2, S A3), (S B2, S B3), (SA2,
SA3). This circuit diagram can generate 3 levels of phase
I. INTRODUCTION voltage (as shown in Table I) and 5 levels of line voltage:
Nowadays, multilevel inverter structures have been +VDC, +0.5VDC, 0, -0.5VDC, -VDC.
researched widely because of advantages such as their modular
structure, simple connection, and maintenance ease. Multi-level
inverter structures have various prototypes: Neutral Point
Clamped (NPC) [1], Cascaded H-Bridge (CHB) [2], Modular C1 SA3 SA1 SB1 SC1
A
Multilevel Converter (MMC), and T-type inverter [3-4].
Uc1
Among multilevel inverters, the T-type inverter is considered SA2
as an advance prototype of the NP converter. The output SB3
B
voltage of the T-type multilevel inverter reduces harmonics. Udc
Furthermore, the dimension of the reactive filter components SB2
SC3
and the amount of switching devices of the T-type inverter are Uc2 C
reduced significantly, which improves the overall efficiency of
C2 SC2 SA4 SB4 SC4
the system. The T-type inverter is most popular in rooftop solar
systems when used for the three-phase grid at the power range
of 15kW [5].
Fig. 1. Three- phase T-type inverter structure.
Conventional IGBTs can oparate at maximum switching
frequency of about 20kHz and the power losses are very high. TABLE I. SWITCH STATUS CORRESPONDING TO VOLTAGE LEVELS
AND CAPACITOR STATES
To deal with this problem, the RB-IGBT technology is used in
this research to reduce power losses [6-7]. Fuji's IGBT Valve state (x = A, B, C)
Switching state Output voltage
switches are produced for integrating with T-type structure Sx1 Sx2 Sx3 Sx4
which makes operation more reliable and efficient [8]. The +1/2VDC On Off Off Off Off
Pulse Width Modulation (PWM) algorithm combines 0 On Off Off Off On
fundamental and third harmonics, which improve the voltage -1/2VDC Off On On Off On
utilization [9], and allow the converter to operate reliably at a
Fig. 2. Phase A current and output voltage status of the three-phase T-type inverter.
Udc
Udc2
Voltage Current Udc1
regulator regulator
SB2 SA2
* SC2
usd* isd usa ua SA3
u sd SC3 SB3
dq usb ub SA4 SA1
+ PWM
isq* usc uc
u*sq usq abc
SB4 SB1
us
θ1
0.2 SC4 SC1
θ3 isd
dq is
isq
abc
LC filter
Lf
Cf
u sd ut
usq dq
abc
3
ω
∫
Fig. 3. The control structure of the three-phase T-type inverter applied in standalone mode.
www.etasr.com Tuan et al.: Design and Control of a Three-phase T-Type Inverter using Reverse-Blocking IGBTs
Engineering, Technology & Applied Science Research Vol. 11, No. 1, 2021, 6614-6619 6616
2 iload vs
uc = ma cos ωt + π (3) vs* is* Current is
3 1
Gv(s)
Loop Cs
where ma is duty cycle of the PWM modulation method
vs
(Figure 4). According to [14], the third harmonic injected u0
Fig. 8. The voltage loop structure
(THI) is added to the fundamental sine wave with amplitude
equal to 0.2 times that of the voltage amplitude us : The mathematical model of the voltage controller is similar
to the current controller's in dq coordinates. The three- phase
V = ua + u (4) currents based on Kirchhoff equation are transformed into
a _ ref 0 rotary d-q coordinates with fundamental rotating speed of
V = ua + u (5) output voltage ω:
b _ ref 0
dv
Ld − ω L v
V
c _ ref
= ua + u
0
(6) isd = iLd + C f s f Lq
dt
dvLq
(10)
where:
isq = iLq + C f dt − ω s C f isd vLd
uo = 0.2ma _ max cos ( 3ω t ) = 0.2 cos (3ω t ) (7)
Assuming that the close-loop of the transfer current is
Equations (8)-(9) illustrate the linear relationship between approximately 1, the relationship between load and reference
the output current and the control signal is the corresponding voltage is rewritten from (9):
voltage:
vLd ( s ) 1
* di
sd − ω L i + v ≈
vsd = rL isd + L f s f sq i* ( s ) Cs
dt Ld sd
(8) (11)
* disq vLq ( s ) 1
vsq = rL isq + L f dt − ωs L f isd + vLq * ≈
isq ( s ) Cs
v* = ∆v + v − ωs L isq By applying Clarke and Park transforms, the control
sd d Ld f
* (9) method in this paper implements the PI controller for current
vsq = ∆vq + vLq − ω s L f isd components in d-q coordinates. The current controller uses the
cross-channeled control which is based on the control method
The cross-channeled components and the noise of load of three-phase AC machines [15]. The outputs of the current
voltage are removed by cross-compensation and the integral controller are converted to abc coordinates by Park transform,
part of the current controller, as shown in Figures 6-7. then they are added to THI to obtain the duty cycle. Finally, the
duty cycle will be applied in the PWM modulator to generate
the pulses for the switching devices.
is* v*s vs vL is
GC(s) PWM
1 III. PROTOTYPE IMPLEMENTATION
rL (1 + Ts)
The DSP TMS320F28379D is a static 32bit microcontroller
is of Texas Instruments. The microcontroller series allows
operation with quartz frequencies up to 200MHz. In addition, it
Fig. 6. The current loop structure.
integrates the 32-bit floating-point arithmetic engine called
CLA (Control Law Accelerator) for computational processing.
The control algorithm is run in parallel with the other tasks on
the CPU. The control structure for the T-type multi-level
converter is implemented on the DSP. The time frame of the
program on DSP for the converter is shown on Figure 9.
PWM1 is initialized in "up-down" mode, generating pulses at
10kHz, and after 2 periods, the ADC is triggered when the
counter of PWM equals to TBPRB. The ADC A0, A1, A2, B2,
C2, A3, B3, C3 start converting the analog signals (udc1, udc2,
usa, u sb, u sc, isa, isb, isc). When the ADC conversion is done, the
program in CLA interrupt is triggered (task1). The current
controller is executed with the 200us-sampling-period Ti,
Fig. 7. The decoupling current control for the three-phase T-type inverter. which is twice the pulse period Tpulse. The output voltage
controller is executed with the 2ms-sampling-period, which is
www.etasr.com Tuan et al.: Design and Control of a Three-phase T-Type Inverter using Reverse-Blocking IGBTs
Engineering, Technology & Applied Science Research Vol. 11, No. 1, 2021, 6614-6619 6617
ten times the sampling period of the current controller. After TABLE II. REAL CIRCUIT PARAMETERS
finishing the calculation in CLA, the new duty cycle values are Sign Parameters Value
updated to PWM registers. Before updating the value to the VDC Input DC voltage 600VDC
PWM channels for the next time, the calculation of the Vrms Output phase voltage 220VAC
modualtion index must be conducted. The PWM value is f1 Basic frequency 50Hz
updated at the instant when the counter of the PWM channel fs Pulse frequency 10kHz
equals to 0. So, the execution time of the program must be less Lf Filter inductors 0.8mH
rf Inductors resistor 0.1Ω
than the half of the period cycle, which is about 50µs. As can Cf Filter capacitors 20µF
be observed, the total program execution time of only 4.89µs is C1, C2 DC capacitors 940µF
smaller than this time limitation. The experimental system uses IGBT Fuji 12MBI100VN-120-50 (1,2kV/100A)
a three-phase bridge rectifier and capacitor system to generate Controller
TMS320F28379D
DC voltage. To increase the DC voltage, a 24.7kW transformer Card
is applied in front of the rectifier bridge along with a capacitor
system to reduce DC voltage fluctuations on the DC bus. The
three-phase T-type inverter system is controlled in a stand-
alone mode. A Yokogawa M&C Corporation CW140 [16]
Clamp-on Power Meter is connected to measure the input and
output of the converter to evaluate the efficiency as shown on
Figure 10.
Clock
(200MHz)
Tpluse Update PWM Update PWM Update PWM Update PWM
TBPRB
CPMA
%... %...
PWM %... %...
Ts %...
Triger ADC %...
Fig. 11. The experimental model of the three-phase T-type inverter.
Convert ADC %... %...
CLA Interrput
%... %...
(Task1)
Current loop %... %...
Ti
Voltage loop %... %...
Tv
www.etasr.com Tuan et al.: Design and Control of a Three-phase T-Type Inverter using Reverse-Blocking IGBTs
Engineering, Technology & Applied Science Research Vol. 11, No. 1, 2021, 6614-6619 6618
Fig. 15. The voltages on C 1 and C2 capacitors and the DC bus voltage.
Fig. 19. Output line voltage before filter.
www.etasr.com Tuan et al.: Design and Control of a Three-phase T-Type Inverter using Reverse-Blocking IGBTs
Engineering, Technology & Applied Science Research Vol. 11, No. 1, 2021, 6614-6619 6619
www.etasr.com Tuan et al.: Design and Control of a Three-phase T-Type Inverter using Reverse-Blocking IGBTs