Download as doc, pdf, or txt
Download as doc, pdf, or txt
You are on page 1of 3

Exclusive JD for PMIC SVI Team Hire into PON/Top-Level/Firmware Module

Dated:05thDec 2021

PMIC System HW-Validation Engineer


Team& Product Overview
Qualcomm's Power Management Systems, Validation& Integrationteam (PMIC-SVI) leads the
industry in the System Architecture and Post-silicon Validation of high-performance feature-rich
Power Management Integrated Circuits (PMICs), that are embedded in our Chipsets - for
smartphones, tablets, laptops, and a variety of cutting-edge consumer electronics. This team
gets to work on state-of-art technology to enable products with world’s leading brands.

A typical Qualcomm PMIC is a highly advanced IC that has a whole range of analog/digital
hardware (HW) blocks as organs serving dedicated functions in system steady-state, along with
a brain consisting ofan embedded custommini-processorrunning critical firmware (FW).
Thisbraincontrols the power sequencing, interrupt servicing, crash handling and various device
reset scenarios. Additionally, it is responsible for maintaining various stability & performance
related configurations that are part of SoC software driver initializations. Furthermore, it
provides an intelligent-framework for sequencing of time-critical-operations, which otherwise
can't be guaranteed by any OS / higher-level software. Often, Qualcomm chipset solutions
contain multiple PMICs working together in sync – which together constitute a ‘PMIC-System’.

Job Responsibilities
This job/role is to perform System-level Validation (VI)ona limited quantity of Post-Silicon (Post-
Si)HW testbenches, to ensure high quality of PMIC-System Hardware (HW) & Firmware (FW)
design-deliverables – over a highly-complex & continuously-evolving product landscape.

As an applicant for this role, you will have to come up with a comprehensive VI-plan covering
various user scenarios, identify individual granular test-cases &prepareto execute all steps
withinavailable test framework - based on the requirements of each PMIC-System in aChipset-
solution. These test-cases, as appropriate will have to be run (manual & automated), starting
from PMIC stand-alone IC-level (on daughter-card)and expanding progressively to bigger
Chipset/System-level (test-phone-device) testing, including multi-event concurrencies. One of
your important contributions will be to envision new test-cases and enhance validation-
coverage via automating test-execution& results-validation. Additionally, you will act as Point-
of-Contact from the PMIC-SVI team to PMIC design& characterization teams as well as various
other SoCHW/SW validation teams, Chipset-Power Measurement, CoreBSP-SWand Customer-
Engineering teams.You will need to take ownership of activities like aligning & updating test-
procedures in accordance with ever-changing PMIC-architecture &system-state flows; as well as
recreating issues reported by other teams / customers, capturing signals/logs for the purpose of
debugging, validating workarounds/fixes, andassessing the confidence vs riskof your validation-
effortbefore the PMIC-System solutionis ready for commercial mass-production.
Education Requirements
A Bachelor's degree in Electronics Engineering is a must. Master’s degreeis preferred.

Minimum Qualifications
We are looking for applicants with 1-3 years of relevant job-experience – to work with other
teams on Module-level (IP in Chip) to end-Productvalidation, issues recreation & log collection.

Applicants must have industrial exposure of product-development via Systems Validation role in
VLSI/Embedded-Systems domain. 

Preferred Qualifications
Applicants should also have exposure to basic-firmware & HW-SW interaction. They should also
have strong hands-on lab-experience in Post-Si Validation of Mixed-signal (Analog/Digital) IP.

Candidates experienced in validating systems that are a combination of HW & FW


(microcontroller based) would be highly preferred.

Skill sets preferred/required (of descending order of importance):


1. Hands-on ability & comfort in using various lab instruments like oscilloscopes, power
supplies, JTAG debuggers etc.
2. Good programming skills in at least one of the following: C#, F#, Python, Perl, LabVIEW
or any other scripting language (in VLSI/Embedded Domain)
3. Reasonable understanding of digital and analog circuit design concepts – esp.
microcontrollers, DC-DC voltage-regulators, communication-protocols (e.g., I 2C, SPMI)
4. Familiarity with HW schematics and ability to trace inter connections on a PCB.
5. Good analytical &communication (verbal/written) skills.
6. Ability to seek information pro-actively, understand priorities and juggle multiple tasks in
a highly paced environment.
7. Experience in automating test-cases via SW-control for HW-systems
8. Experience in coming up with top-level test-plan and breaking it down to individual test
cases.
9. Prior experience in leading & executing white-box validation efforts of a HW-module or
sub-module, is a big plus.
10. ExposuretoAssembly-programming (for microcontroller) is good-to-have.
11. Exposure to tools like JIRA and GIT are a plus.

Keywords
Post-Silicon, Validation, Verification, Testing, Systems, Hardware, Firmware, Programming,
Automation, Digital, Analog, Mixed-Signal, Power-Management, PMIC, Microcontroller,
Assembly, Embedded, Debug, Tools.

P.T.O
Questionnaire
1. Are you willing to work full-time in Bangalore (relocate, if currently outside)?
2. How many years of work-experience do you have in Post-Silicon HW-Validation?
3. Rate yourself (0-5) in below skills, with 0 = N/A, 1 = Least, 5 = Most
a. Lab-Instruments (Oscope, PowerSupply) Handling (0-5):
b. VLSI/Embedded Programming-skills (0-5):
c. Digital circuits (Flops, Memories, uC) Understanding (0-5):
d. Power-Management (DC-DC, VREG) Understanding (0-5):
e. Familiarity with HW-Schematics / PCB usage (0-5):
f. SW-Automation for HW-testing (0-5):

You might also like