Scribd Logo
Upload

Welcome to Scribd!

  • 6 views

    Schematic - HALF ADDER - 2022-09-11

    Uploaded by

    Shabari Prakash
    1. This document contains a circuit diagram for a half adder circuit using two logic gates - a NAND gate (U1) and an OR gate (U2). 2. The circuit takes two 1-bit binary inputs KEY1 and KEY2 and produces two 1-bit outputs - the sum output on pin 1Y and the carry output on pin 2Y. 3. Resistors R1 and R2 are used to limit the current going to LED1 and LED2, which display the sum and carry outputs respectively.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content

    You might also like

    Schematic - HALF ADDER - 2022-09-11

    Uploaded by

    Shabari Prakash
    6 views1 page
    1. This document contains a circuit diagram for a half adder circuit using two logic gates - a NAND gate (U1) and an OR gate (U2). 2. The circuit takes two 1-bit binary inputs KEY1 and KEY2 and produces two 1-bit outputs - the sum output on pin 1Y and the carry output on pin 2Y. 3. Resistors R1 and R2 are used to limit the current going to LED1 and LED2, which display the sum and carry outputs respectively.

    Original Description:

    Original Title

    Schematic_HALF ADDER_2022-09-11

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    1. This document contains a circuit diagram for a half adder circuit using two logic gates - a NAND gate (U1) and an OR gate (U2). 2. The circuit takes two 1-bit binary inputs KEY1 and KEY2 and produces two 1-bit outputs - the sum output on pin 1Y and the carry output on pin 2Y. 3. Resistors R1 and R2 are used to limit the current going to LED1 and LED2, which display the sum and carry outputs respectively.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    6 views1 page

    Schematic - HALF ADDER - 2022-09-11

    Uploaded by

    Shabari Prakash
    1. This document contains a circuit diagram for a half adder circuit using two logic gates - a NAND gate (U1) and an OR gate (U2). 2. The circuit takes two 1-bit binary inputs KEY1 and KEY2 and produces two 1-bit outputs - the sum output on pin 1Y and the carry output on pin 2Y. 3. Resistors R1 and R2 are used to limit the current going to LED1 and LED2, which display the sum and carry outputs respectively.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 1

    1 2 3 4 5

    A A

    H1
    HDR-F-2.54_1x2
    B B
    1
    2

    14
    13
    12
    11
    10

    14
    13
    12
    11
    10
    9
    8

    9
    8
    1A VCC
    4B
    4A
    4Y
    3B
    3A
    GND 3Y

    1A VCC
    4B
    4A
    4Y
    3B
    3A
    GND 3Y
    2

    U1 U2
    KEY1 KEY2 SN74HC86PWR SN74HC08PWT

    1B

    2B

    1B

    2B
    2A

    2A
    1Y

    2Y

    1Y

    2Y
    K2-3.6×6.1_SMD
    1

    1
    2
    3
    4
    5
    6
    7

    1
    2
    3
    4
    5
    6
    7
    LED1
    R2 LED-0603_R
    1k
    LED2
    R1 LED-0603_R
    1k
    C C

    D D

    TITLE:
    HALF ADDER REV: 1.0

    Company: DIGITAL ELECTRONICS Sheet: 1/1


    Date: 2022-09-11 Drawn By: VETRI SELVAN G K
    1 2 3 4 5

    You might also like