Scribd Logo
Upload

Welcome to Scribd!

  • 17 views

    Asynchronus Counter

    Uploaded by

    Shraavani Tople
    This document describes a 4-bit asynchronous parallel counter circuit using J-K flip-flops. The circuit contains 4 J-K flip-flops in a cascade configuration to count up from 0 to 15 with each clock pulse. A truth table and timing diagram are provided to illustrate the counter's operation over 16 clock cycles as each flip-flop toggles to the next state.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content

    You might also like

    Asynchronus Counter

    Uploaded by

    Shraavani Tople
    17 views1 page
    This document describes a 4-bit asynchronous parallel counter circuit using J-K flip-flops. The circuit contains 4 J-K flip-flops in a cascade configuration to count up from 0 to 15 with each clock pulse. A truth table and timing diagram are provided to illustrate the counter's operation over 16 clock cycles as each flip-flop toggles to the next state.

    Original Description:

    Original Title

    asynchronus counter

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document describes a 4-bit asynchronous parallel counter circuit using J-K flip-flops. The circuit contains 4 J-K flip-flops in a cascade configuration to count up from 0 to 15 with each clock pulse. A truth table and timing diagram are provided to illustrate the counter's operation over 16 clock cycles as each flip-flop toggles to the next state.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    17 views1 page

    Asynchronus Counter

    Uploaded by

    Shraavani Tople
    This document describes a 4-bit asynchronous parallel counter circuit using J-K flip-flops. The circuit contains 4 J-K flip-flops in a cascade configuration to count up from 0 to 15 with each clock pulse. A truth table and timing diagram are provided to illustrate the counter's operation over 16 clock cycles as each flip-flop toggles to the next state.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 1

    9/30/22, 9:54 AM Asynchronous Counter

    Instructions


    Print
    4-Bit Asynchronous Parallel Counter using J-K Flip-Flop


    Q1


    Q3


    Q0

    Q2

    IC 7476 IC 7476 Q3 Q2 Q1 Q0

    Switch

    16

    Negatively Triggered Clock

          TRUTH TABLE                   TIMING DIAGRAM                             Generate Waveform

    Serial No. Clock Q3 Q2 Q1 Q0


    1 1 0 0 0 0
    2 2 0 0 0 1
    3 3 0 0 1 0
    CanvasJS.com
    4 4 0 0 1 1
    5 5 0 1 0 0
    6 6 0 1 0 1
    7 7 0 1 1 0
    CanvasJS.com
    8 8 0 1 1 1
    9 9 1 0 0 0
    10 10 1 0 0 1
    11 11 1 0 1 0
    CanvasJS.com
    12 12 1 0 1 1
    13 13 1 1 0 0
    14 14 1 1 0 1
    15 15 1 1 1 0
    CanvasJS.com
    16 16 1 1 1 1

    CanvasJS.com

    https://de-iitr.vlabs.ac.in/exp/4bit-synchronous-asynchronous-counter/simulation.html 1/1

    You might also like