Professional Documents
Culture Documents
FPGA
FPGA
ASSIGNMENT NO. 5
SR-Latch
module USMAN(q,qbar,s,r,clk);
nand(sbar,s,clk); nand(rbar,r,clk);
nand(q,sbar,qbar); nand(qbar,rbar,q);
endmodule
module test_SR;
USMAN S5(q,qbar,s,r,clk);
initial
begin
s=0;r=0;clk=1;
#10 s=1;r=0;clk=1;
#10 s=1;r=1;clk=1;
end
JK flip-flop
module USMAN(q,qbar,s,r,clk);
endmodule
module jk(q1,qbar1,j,k,clk1);
SR f1(q2,qbar2,j,k,clk1); SR f2(q1,qbar1,q2,qbar2,clk2);
endmodule
module test_jk;
USMAN G1(q1,qbar1,j,k,clk1);
initial
begin
end
endmodule
Wave form