Professional Documents
Culture Documents
Unit III - Analog Multiplier and PLL
Unit III - Analog Multiplier and PLL
UNIT- III
LINEAR INTEGRATED CIRCUITS SCE/DEPT.OF ECE/II YEAR Page 1
ANALOG MULTIPLIER AND PLL
1. Define capture range of PLL [April/MAY 2008], [May/June 2010], [April/May 2011]
The range of frequencies over which the PLL can acquire lock with an input signal
is called the capture range. It is expressed as a percentage of the VCO free running
frequency.
• Frequency multiplication/division
• Frequency translation
• AM detection
• FM demodulation
• FSK demodulation.
3. What is analog multiplier? [MAY 2007]
A multiplier produces an output v0, which is proportional to the product of two inputs vx
and vy
V0= kvxvy
4. List out the various methods available for performing for analog multiplier.
[May/June 2010]
• Logarithmic summing technique
• Pulse height /width modulation technique
• Variable transconductance technique
• Multiplication using gilbert cell
• Multiplication technique using transconductance technique
The total time taken by the PLL to establish lok is called pull-in time.It depends on
the
initial phase and frequency difference between the two signals as well as on the overall loop gain
and loop filter characteristics
If one of the inputs is held positive and the other is allowed to swing both positive and negative it
is called two quadrant multiplies.
21. What are the three stages through which PLL operates? [Nov/Dec 2010]
1. Free running
2. Capture
3. Locked/ tracking
23. What is the purpose of having a low pass filter in PLL? [Nov/Dec 2010]
*It removes the high frequency components and noise.
*Controls the dynamic characteristics of the PLL such as capture range, lock-in range,
band- width and transient response.
*The charge on the filter capacitor gives a short- time memory to the PLL
Filter is a frequency selective circuit that passes signal of specified band of frequencies
and attenuates the signals of frequencies outside the band
26. List out the various methods available for performing for analog multiplier.
• Logarithmic summing technique
• Pulse height /width modulation technique
• Variable transconductance technique
• Multiplication using gilbert cell
• Multiplication technique using transconductance technique
27. Mention some areas where PLL is widely used. (DEC 2009)
1. Radar synchronizations
2. Satellite communication systems
3. Air borne navigational systems
4. FM communication systems
5. Computers.
30. for perfect lock, what should be the phase relation between the incoming signals
and VC Output signal?
The VCO output should be 90 degrees out of phase with respect to the input signal.
40. A PLL has free running frequency of 500 kHz and bandwidth of LPF is 10 kHz.
Will the lop acquire lock for an input signal of 600 kHz. Justify Assume that phase
detector produces and difference frequency components.
= 1100 kHz.
As both the components are outside the pass band of low pass filter, the loop will to
acquire lock.
41. Draw the circuit diagram of a squaring circuit using multiplier? [Nov/Dec 2006]
2
( I 1−I 2) = R ( X 1 −X 2 )
X (2)
2 ( X 1− X 2 )
( I 1−I 2 ) = R X ( I 1+ I 2) ( 3 4 )
I +I
(3)
I 3 +I 4 =I 9 (5)
I 9 ( X 1 −X 2 )
( I 3 −I 4 ) = I X.RX
(6)
Similarly,
I 5 +I 6=I 10
I 10 ( X 1 −X 2 )
I 6 −I 5 =
I X . RX (7)
Transistors Q9 and Q10 form another V – I converter for which we can write,
2
I 10 −I 9 = ( Y −Y )
. RY 1 2 (8)
( I 10−I 9 )( X 1 −X 2 )
( I 4 + I 6 ) −( I 3 + I 5 ) = I X.RX
(9)
2 ( X 1− X 2 )( Y 1−Y 2 )
( I 4 + I 6 ) −( I 3 + I 5 ) = I X . R X . RY
(10)
The Op-Amp A1 along with the third V-I converter of transistors Q 11 and Q12,
from the output I-V converter. The V – I converter of Q11 and Q12 si in the feedback path
of Op-amp Ai
V B =V CC −R L ( I 3 + I 5 + I 12)
(11)
V A =V CC −R L ( I 4 +I 6 +I 11 )
(12)
But for an Op-amp the two input terminals are always at same potential i.e. (V A = VB)
V CC −R L ( I 3 + I 5 + I 12 ) =V CC −R L ( I 4 + I 6 + I 11 )
I 3 + I 5 +I 12=I 4 + I 6 +I 11
( I 4 + I 6 ) −( I 3 + I 5 ) =I 12−I 11 (13)
2
I 12−I 11= ( Z −Z )
Rz 1 2 (14)
2 ( Z 1−Z 2 ) 2 ( X 1 − X 2 )( Y 1 −Y 2 )
=
Rz I X R X RY
Rz
Z 1 −Z2 =
I X R X RY ( X 1− X 2 )( Y 1−Y 2 )
( Z 1−Z 2 ) =K ( X 1 −X 2 )( Y 1 −Y 2 ) (15)
Rz
K=
IX RX RY
( 1
)
generally K is selected as 10 . Equation (15) shows that the circuit worked as
Four Quadrant Multiplies.
So let,
V 1 =X 1 −X 2
V 2 =Y 1−Y 2
V 0 =Z 1 −Z 2
V 0=K .V 1 .V 2
A phase Locked Loop (PLL) is a frequency selective circuit designed to synchronise (lock) with
an incoming signal and maintain the synchronization (locked state ) inspite of noise or variations
in the input signals. The basic PLL system comprises a phase detector, Loop filter, error
amplifier and voltage controlled oscillator (VCO)
The output of phase detector is filtered to remove the high frequency noise from d.c
voltage
The output of the filter, called the error voltage or control voltage for VCO is fed into the
VCO. When control voltage is zero, VCO is in free –running mode and its output is called
center frequency, f0
Non – zero control voltage results in a shift in VCO frequency from f 0 to a frequency f ,
given by
f =f 0 +K v V c
where
The error voltage, VE forces the VCO to change its output frequency in the direction that
reduces the difference between the i/p and o/p frequency of VCO.
This action is called capture process it continues till the output frequency of VCO is
same as i/p signal frequency i.e
Fs = f0
When fs = f0, the system is said to be locked. In locked condition, phase detector
generates a d.c signal which is required to shift the output frequency of VCO from centre
frequency to input frequency.
Capture range.
The range of frequencies over which the PLL can maintain lock with the incoming signal is
o the VCO
called as lock – I range or tracking range. It is expressed as a percentage of f
f0
Δf L =±7 .8
frequency V
Lock In Range.
The range of frequencies over which the PLL can acquire lock with an input signal is called
capture range of the PLL
Δf c≈±√ f 1 . Δf L
As input frequency is increased, the PLL responds only when frequency reaches f1,
which is the lower edge of the capture range.
Now PLL locks the input frequency and causes negative jump of error voltage is shift the
output frequency of VCO.
After that PLL loses lock and error voltage drops to zero. If input frequency is reduced
slowly the cycle repeats as shown in fig.
(ii)Now PLL recaptures at f3 and tracks it up to f4 where f3 is the upper edge of capture range
and f4 is lower edge of lock range.
The frequency range between f1 and f3 is called capture range (2fc) and frequency range
between f2 and f4 is called lock or tracking range (2fL) generally lock range is greater than
capture range.
In most PLL ICS, VCO and phase comparator are on chip and external terminals are
provided for connecting loop filter.
φ
Assume that input signal contains modulated angel function i (t), which represents
some intelligence signal to be extracted by PLL.
This input signal and output of VCO are both applied as inputs to the phase comparator.
Sine function is assumed for input and cosine function for VCO output 90 0 phase
difference is assumed between these two inputs of phase detector.
phase comparator have different frequencies and phases and an error voltage
ve ( t )
appears.
This loop coupled with FM process offers significant reduction in noise, so a “clean”
version of modulating signal is extracted.
4. With the block diagram discuss the principle of operation of NE 565 PLL circuit?
[NOV/DEC-2006] (8m)
1. 2 0.3
f 0= Hz= Hz
ΔR 1 C 1 R 1C 1 (4)
The value of R1 and C1 are adjusted such that the free running frequency will be at the
center of input frequency range.
The capacitor C2 controlled between pin 7 and 10 appears as a portion of loop filter. It s
value should be large to eliminate oscillations in VCO output.
The lock range f2 is given by
±8 f 0
f L= Hz . ……………………… (B)
V
where
V =( +V )−(−V ) in volts.
[ ]
1/ 2
fL
f c=±
2 π ( 3 . 6 ) ( 103 ) ( C2 )
……………………… (C)
The lock range increases with an increase in input voltage but decreases with increase in
supply voltage.
The two inputs, to phase detector (pin 2 and 3) allows direct coupling of an input signal,
provided there is no dc voltage difference between the pins
A reference voltage at pin 6 is approximately equal to dc. Voltage of demodulated output
at pin 7
This reference voltage may be used as comparator input in FSK demodulator application.
PIN DIAGRAM
f0
f R =f D=
N (A)
f 0=Nf R
Thus frequency divides in the loop thus provides a method for obtaining a large number
of frequencies form a single frequency.
Frequency synthesis can also be obtained by using PLL in its harmonic locking mode.
6. With neat circuit diagram Explain the working of a NE/SE 566 voltage controlled
oscillator? [NOV/DEC-2006]
or
Explain the voltage controlled oscillator with its block diagram and connection diagram using VCO
IC 566? [Apr/May-2008], [NOV/DEC-2011]
or
Explain the VCO with suitable waveforms? [Nov/Dec-2008]
Δv i
=
Δt CT
0. 25 V cc i
=
Δt CT
T
0 . 25V cc . C
Δt=
i (1)
1 1 1 i
f 0= = =
T 2 Δt 2 0. 25 V cc .C T from (1)
i
f 0=
0 . 5V cc . CT (2)
V cc−v c
i=
but
RT (3)
( V cc−v c )
f 0=
0 . 5V cc RT C T using (3) in (2)
2 ( V cc −v c )
f 0=
V cc R T C T
(4)
The control voltage (v1) is varied by voltage divider R1 & R2 . With no modulating signal if pin 5 is
biased at (7/8 Vcc), the frequency of oscillation is
0. 25
f 0=
RT C T
Voltage to freque3ncyconversion factor K v is defined as
Δf 0 8.f 0
KV= =
ΔV c V cc
Where
7. With neat circuit diagram Explain the working of variable transconductance multiplier? What is
limitation? [MAY/JUNE-2011], [APR/MAY-2008]
or
Write short notes on variable transconductance multiplier? [APR/MAY-2007]
or
Explain the working principle of variable transconductance multiplier?
[MAY/JUNE -2009] [NOV/DEC-2010]
V z=g m . R L .V X (1)
where
VT Thermal voltage
V Y =I EE . R E (3) Sine
I CE R E >> V BE
Substituting (3) in (2)
V Y =R E ( g m V T )
(4)
VY
REV T (
V z= RL V x )
V z=V X ;V Y
( )RL
REV T
(5)
The disadvantage of the above circuit is common – mode shift which can be overcome
by using two differential stages in parallel and coupling their output as shown below
I 1 +I 2 =I 5
I 3 +I 4 =I 6 (6)
I 5 +I 6=I EE
Assuming
|V X|<<V T , the current imbalance in T - T2 & T3 - T4 can be given by,
1
1
I 1 −I 2 =g m V x (7)
11
&
I 3 −I 4 =−g m V x (8)
1 11
gm and
gm are transconductance of transistor pairs (T2 - T1) and (T3 – T4)
respectively.
Also,
I5 I6
g1m= ∧¿ ¿ g11
m=
VT VT (9)
V z=R L [ ( I 1 −I 2 ) + ( I 3 −I 4 ) ]
(10)
Vz=R L V X
[ I5
VT
−
I6
VT ]
RLV X
=
VT
[ I5−I 6 ]
(12)
I 6 R E >> V T and
I 5 R E >>V T
VY
( I 5 −I 6 )= RE
Hence (13)
DISADVANTAGE:
This circuit is limited for linear applications,. This is because V Z equation is valid only
However, if VX is comparable to VT then the ckt worked in non-linear range and this is
useful in switching applications like balanced modulator
FEATURES:
[MAY/JUNE-2007],[MAY/JUNE-2012]
phase comparator have different frequencies and phases and an error voltage
ve ( t )
appears.
V ( t )=V [ 1+m ( t ) ]
[ Cosθ−Cos ( 2 ωc t +θ ) ]
2 (1)
V [1+ m ( t ) ] Cos ( 2 ω c t +θ )
V 0 ( t )=V [ 1+ m ( t ) ] . Cos θ
(A)
The PLL locks with carrier of AM input signal so that output of VCO has same
frequency as that of carrier but no amplitude modulation.
When the VCO signal is multiplied with AM signal, the demodulated output is obtained
after filtering the high frequency components using a LPF.
The VCO output signal is 90o out of phase with input signal under lock condition. So 90o
phase shift is repaired before applying the input signal to the multiplier.
or
Explain the working of PLL as FSK demodulator? [NOV/DEC-2007]
BLOCK DIAGRAM:
FSK/AFSK Modulator:
Normally, the transmitted audio alternates between two tones: one, the “mark”,
represents a binary one; the other, the “space”, represents a binary zero.
The need for a compact telemetry system represents a challenge design for a small,
lightweight, low component count.
Connection to serial data is of the microprocessor also difficult because most Low-cost
RF transmitters do not accept dc levels at the entrance.Commercial FSK (frequency-Shift-
keying) modulators are bulky and need many Passive components.
The circuit uses a single NOT gate (inverter), On Semiconductor NL27WZ14 into a
surface mount Package, to generate continuous FSK data from the TTL level signals.
The Spending of this range are compatible with the available channels. If the TTL input
is low, the circuit is a continuous execution of the oscillator output about 2400 Hz (adjustable
with R1).
If the input assumes a high level of the oscillator frequency reduces by half with the
Introduction of a capacitor in the circuit over time Q1.
Converter IC provides space for surgical Frequency of approximately 80 kHz. You can
easily Operation of the FSK modulator at higher frequencies e.g., 4800 and 9600 Hz, by
reducing the values of the timing capacitors C1 and C2.
BLOCK DIAGRAM:
FSK demodulator shown above is similar to FM demodulator except for the addition of a
comparator (comp) to produce a reconstructed digital output signal.
f 2 −f 0
V f 2=
Kv (3)
where,
( f 2 −f 0 ) ( f 1−f 0 )
= −
Kv Kv
f 2−f 1
ΔV f = (A)
Kv
Δf
ΔV f = (B) Using (1)
Kv
The reference voltage for comparator is received from VCO control voltage applied
through a Low pass filter (LPF2)
The LPF 2 has very long time constant compared to FSK pulse period such that an
essentially dc voltage is obtained.
This d.c voltage will have level that is midway between Vf 1 and Vf2, thus producing
minimum bit error rate.
or
With block diagram explain how PLL can be used as frequency multiplier circuit?
[MAY/JUNE-2009]
Frequency Multiplier:
For the working of Frequency multiplier circuit the frequency divider is inserted between
the VCO and phase comparator.
Since the output of the divider is locked into the input frequency fIN, the VCO is actually
running at a multiple of the input frequency.
Figure 1-1 shows the function performed by a 7490 (4-bit binary counter) configured as a
divide-by-5 circuit. In this figure, transistor Q1 is used as a driver stage to increase the driving
capability of the NE565.
To verify the operation of the circuit frequency multiplier, one must determine the input
frequency range and then adjust the free-running frequency f OUT of the VCO by mean of R 1 and
C1 so that the output frequency of the 7490 divider is midway within the predetermined input
frequency range. The output of the VCO now should be 5fIN.
The output frequency fOUT can be adjusted from 1.5 KHz to 15 KHz by varying
potentiometer R1 (fOUT = 1.2/4R1C1).
This means that the input frequency f IN range has to be within 300 Hz to 3 KHz. In
addition, the input waveform can either be sine or square wave and may be applied to input pin 2
or 3.
Even though supply voltages of ±10 V are used in figure 1-1, the NE565 can be operated
on ±5 supply voltage instead.
Frequency multipliers consist of a nonlinear circuit that distorts the input signal and
consequently generates harmonics of the input signal.
A subsequent band pass filter selects the desired harmonic frequency and removes the
unwanted fundamental and other harmonics from the output.
It can be more economical to develop a lower frequency signal with lower power and
less expensive devices, and then use a frequency multiplier chain to generate an output
frequency in the microwave or millimeter wave range.
THEORY:
A pure sine wave at frequency f has no harmonics. If it goes through a linear amplifier,
the result continues to be pure (but may acquire a phase shift).
If the sine wave is run through a stateless nonlinear circuit (transcribing function), the
resulting distortion creates harmonics. The distorted signal can be described by a Fourier series
in f.
The nonzero ck represent the generated harmonics. The Fourier coefficients are given by
integrating over the fundamental period T:
The power in the distorted signal is spread across all the resulting harmonics. An ideal
half wave rectifier, for example, has all nonzero coefficients. An approximate circuit could use a
diode.
From a conversion efficiency standpoint, the nonlinear circuit should maximize the
coefficient for the desired harmonic and minimize the others. Consequently, the transcribing
function is often specially chosen.
Easy choices are to use an even function to generate even harmonics or an odd function
to for odd harmonics.
See Even and odd functions Harmonics. A full wave rectifier, for example, is good for
making a doubler.
This signal is high in 3rd order harmonics and can be filtered to produce the desired x3
outcome.
YIG multipliers often want to select an arbitrary harmonic, so they use a stateful
distortion circuit that converts the input sine wave into an approximate impulse train.
The ideal (but impractical) impulse train generates an infinite number of (weak)
harmonics.
In practice, an impulse train generated by a monostable circuit will have many usable
harmonics.
YIG multipliers using step recovery diodes may, for example, take an input frequency of
1 to 2 GHz and produce outputs up to 18 GHz.
Sometimes the frequency multiplier circuit will adjust the width of the impulses to
improve conversion efficiency for a specific harmonic.