Decode

Register Rename Register Rename

Integer FP/NEON
Registers Dispatch Dispatch Registers
80x32-bit 64x64-bit
registers Registers

Issue Queue Issue Queue Issue Queue

ration
Gene
Address

ration
Gene
Address

1 Stage
Load/Store

Load/Store

Divide

ALU

Multiply

ALU

Complex Cluster (NEON/FPU)

Complex Cluster (NEON/FPU)

FMAC IALU

FDIV ISHFT
ALU

ALU

L1 Data
Data Cashe

Data Cashe

Cache
Access

Access

32KB FADD
4-way
(64-Byte
cache line) IMAC

IALU

WriteBack WriteBack WriteBack WriteBack Write Write Write

Back Back Back

Copyright (c) 2013 Hiroshige Goto All rights reserved.