Scribd Logo
Upload

Welcome to Scribd!

  • 3 0 7segment 0 6: Ieee Ieee STD - Logic - 1164 STD - Logic - Vector STD - Logic - Vector

    Uploaded by

    Abdelilah Elhawari
    21 views1 page
    This document describes a VHDL code for a 7-segment display decoder. It defines an entity called bcd7segment with a 4-bit input port called data and a 7-bit output port called 7segment. The architecture afficheur uses a case statement to map each of the 16 possible 4-bit inputs to the correct 7-segment display output pattern to display the digit 0-9 or an error indication for other inputs.

    Original Description:

    Original Title

    77

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document describes a VHDL code for a 7-segment display decoder. It defines an entity called bcd7segment with a 4-bit input port called data and a 7-bit output port called 7segment. The architecture afficheur uses a case statement to map each of the 16 possible 4-bit inputs to the correct 7-segment display output pattern to display the digit 0-9 or an error indication for other inputs.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    21 views1 page

    3 0 7segment 0 6: Ieee Ieee STD - Logic - 1164 STD - Logic - Vector STD - Logic - Vector

    Uploaded by

    Abdelilah Elhawari
    This document describes a VHDL code for a 7-segment display decoder. It defines an entity called bcd7segment with a 4-bit input port called data and a 7-bit output port called 7segment. The architecture afficheur uses a case statement to map each of the 16 possible 4-bit inputs to the correct 7-segment display output pattern to display the digit 0-9 or an error indication for other inputs.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 1

    Date: December 15, 2022 afficheur7segment.

    vhd Project: afficheur7segment

    1 library.ieee;
    2 use ieee.std_logic_1164.all;
    3 entity bcd7segment is;
    4 port(data:in std_logic_vector(3 downto 0);
    5 7segment:out std_logic_vector(0 to 6 ));
    6 end bcd7segment;
    7 architecture afficheur of bcd7segment is
    8 begin
    9 with data select
    10 7segment<=
    11 "0000001" when x"0";
    12 "1001111" when x"1";
    13 "0010010" when x"2";
    14 "0000110" when x"3";
    15 "1001100" when x"4";
    16 "0100100" when x"5";
    17 "0100000" when x"6";
    18 "0001111" when x"7";
    19 "0000000" when x"8";
    20 "0000100" when x"9";
    21 "1111111" when others;
    22 end afficheur;

    Page 1 of 1 Revision: afficheur7segment

    You might also like