Download as pdf
Download as pdf
You are on page 1of 21
Dawwed hte ihe #5 | 5 MR Commaioeion (880 (114412) Department of Applied Physies University of Karachi Experiment 8 555 Timer and its applications Introduction ‘The $55 Timer IC is an integrated circuit (chip) implementing a variety of timer and multivibrator pplications It has been claimed that the $55 gets its name from the three 5 kG resistors used in {ypieal carly implementations, but Hans Camenzind it designer has stated that the number was arbitrary. The $55 timer comes in two types of packages, the round metal ean be called T-package f igure 8-1(b) shows the pin configuration of the most popular 8-pin reset ov [Jo 8] +45 to 15V ett trigger [2 ree 7] discharge output [3] MEF FE) threshold reset [4 5] control cee] ‘contro! @ (b) Figure 8-1 be me Ot Aig i sricstion (BSc (H-412) University of Karachy inside the 55S timer. The op amp 2 has a threshold inpur gue 2 shows the block diaghan) TX applications, the control input is not used, $0 that the {pn 6) anda coil input fn S\ '’Weloped by the three SKQ voltage divider. As before, col vlage ul ge eaceds the contol voltage, the high output fom the op amp wi whenever set the flip-flop ne ternal ‘of the discharge transistor goes to pin 7. When this pin is connected to an ex! pee tagucte a high Q outpt rom the flip-flop will saturate the transistor and discharge the Capacitor When Qis low, the transistor opens, and the capacitor can charge. ‘The yy signal out of the flip-flop goes to pin 3, the output. When the external reset (pin 4) grounded, it inhibits the device (prevents it from working). This ON-OFF feature is ‘useful sometimes. In most applications, however, the external reset is not used and pin 4 is tied directly to the supply voltage. Notice the lower op amp Its inverting input is called the trigger (pin 2), Because of the voltage 4donder, the non-inverting input has a fixed voltage of + Vcc/3. When the trigger input voltage is slightly less than ~ Vce:3, the op amp output goes high and resets the flip-flop. Finally, pin 1 is the chip ground, while pin 8 is the supply pin. The SSS timer will work with any supply voltage between 45 and 16 V An astable multivibrator ‘The $85 Oscillator is another type of relaxation oscillator for generating stabilized square wave ‘cutput waveforms of either a fixed frequency of up to 500 kHz or of varying duty cycles from SO 100%. In an Astable Multivibrator, it is necessary to continuously re-trigger the $55 IC after cach timing cycle This is basically achieved by connecting the Trigger input (pin 2) and the Threshold input (pin 6) together, thereby allowing the device to act as an astable oscillator. Then the $35 Oscillator bas no stable states as it continuously switches from one state to the other. Veyron lpn! Po vom Vavvorsty of Katt sy (Ry + 2K) C; ‘time period can be split into two parts T= 4, +t, {output high): t= 0.693 « (RI+ R2) «C1 Fs time (output low); = 0.693 + R2» C1 ‘Astable operation ‘With the output high (+Vs) the capacitor Cis charged by current flowing through Ry and Ky, The AHreshold and trigger inputs monitor the capacitor voltage and when it reaches 1/9 (dhresbud Voltage) the output becomes low and the discharge pin is connected to OV The capacitor mow discharges with current flowing through R into the discharge pin. When the voltage fale to 1,6 {(iager voltage) the output becomes high again and the discharge pin is disconnected, allowing the capacitor to start charging again. This cycle repeat 's continuously unless the reset input is connected to OV which forces the output low while reset 1» OV ‘An astable ean be used to provide the lock signal for circuits such as counters. A low frequency astable (< 10Hz) can be used to flash an LED. lo on and off, higher frequency flashes are too fast to ‘be seen clearly. Driving a loudspeaker or piczo transducer w, will produce a series of ‘clicks’ (one ‘ ith alow frequency of less than 2042 for each low/high (ransition) and this can be used to make @ tumple metronome. An audio frequency asable (201 1 20 Kil) ean he soon produce er rises, Oacgpetir cx piezo tuasducer. The sound is sable fer focpee and ‘ beeps, The natural resonant) frequency of most piczo tansdueca about 3 klHz, and i this will make them produce a particularly loud sound y : Duty cycle ‘The duty cycle of an astable circuit is ‘high (the mark time) as shown ‘S5Sastable circuit the duty cycle the proportion of the o igure 8-4. I is usually ‘Hust be at least 50% ‘omplete cycle for which the output is wiven as a percentage. For a standard (8-2) =_t = R+R Duty cycle itt Rit2R Improved 555 Oscillator Duty Cycle Vec (+5 10 +15V) ede ” \pischarge ofa -t 555 3 HL Astable Trigger 01 “| Threshold ov Figure 8-5 By connecting this diode, D1 between the Trigger input and the Discharge input, the timing capacitor will now charge up directly through resistor RI only, as resistor R2 is shorted out by the diode. The capacitor discharges as normal through resistor, R2. Now the previous charging time FE ae, 782) © is modified to 0.693(R1.C) and. the: duly. efeia: js geen D = RI/ (R1 + R2). Then to generate a duty cycle of less than 50% resistor, Ri needs te be lene than resistor, R2. 4 Voltage-controlled Oscillator Figure 8-6(a) shows a voltage-controlled oscillator (VCO). Figure 8-6 155 Ede OS. Department of Applied Phystes University of Karachs AS we know that pin 5 (cont rol the control Voltage is 42V,. hae i: the inverting input of the upper op amp. Normally the voltage from an external per of the internal voltage divider. In Figure 8-6a, however Adjusting the potentiomerce ie ee internal voltage In other words, by oltage Figure 8-66 it ny i tach ola across the timing capacitor. Note that it varies between + Van a _ ASC Veouroy it takes val eI cl therefore the frequency dose kes the capacor longer toc varying the control ge and discharge voltage result, we can change the frequency of the circuit by Incidentally, the control of another transistor ci I voltage may come from a potentiometer or it may be the output ircuit, op amp, and so on Monostable Operation Figure 8-7 shows the 555 timer conn ected for mono-stable (one-shot) operation. It produces a single fixed pulse out each time a tri slightly less than + Ve: igger pulse is applied to pin 2 When the trigger input is ‘cc/3, the lower op amp has a high output and resets the flip-flop. This cuts off the transistor, allowing the capacitor to charge 2 TRIGGER: Figure 8-7 S the TRIGGER i 0 eo ee 0 Figure 8-8 When the threshold voltage is slightly greater than + 2 V¢c/3, the upper op amp has a high output and the lower op-amp has a low output, which sets the flip-flop. As soon as Q goes high, it turns ‘on the transistor, this quickly discharges the capacitor. ‘The trigger input is a narrow pulse with a quiescent value of + Vcc the pulse must drop below + Vec/3 to reset the flip-flop and allow the capacitor to charge. When the threshold voltage slightly exceeds + 2Vcc/3, the flip-flop sets; this saturates the transistor and discharges the capacitor. As a result, we get one rectangular output pulse. ‘The capacitor C has to charge through resistance R. The larger the RC time constant, the longer it takes for the capacitor voltage to reach + 20/3. In other words, the RC time constant controls the width of the output pulse the waveform ; is shown in Figure 8-8. Solvin; ‘exponential equation for capacitor voltage gives this formula for the pulse width Nae WA TARG (8-3) For instance, if = 22 KQ and C = 0.068 uF, then the output of the monostable 555 timer is W= 1.1 x (22x10) x (0.068x10) = 1.65 ms Sawtooth Generator A constant charging curs anit o igus Produces a linear ramp of volta, arging current qual pik Hor. ‘The PNP voduces a constant chi

You might also like