Scribd Logo
Upload

Welcome to Scribd!

  • 25 views

    Sistemas Digitais

    Uploaded by

    vinicius andre matos
    This document contains a circuit diagram with multiple logic gates and flip flops connected. It has an oscillator that provides a clock signal to various flip flops labeled U1:A, U1:B, U2:A and U2:B. The outputs of the flip flops are connected to logic gates such as AND, OR and NOT gates. The logic gates are connected to further flip flops U3 through U11 to create a sequential logic circuit that produces four output signals S0, S1, S2 and S3.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content

    You might also like

    Sistemas Digitais

    Uploaded by

    vinicius andre matos
    25 views1 page
    This document contains a circuit diagram with multiple logic gates and flip flops connected. It has an oscillator that provides a clock signal to various flip flops labeled U1:A, U1:B, U2:A and U2:B. The outputs of the flip flops are connected to logic gates such as AND, OR and NOT gates. The logic gates are connected to further flip flops U3 through U11 to create a sequential logic circuit that produces four output signals S0, S1, S2 and S3.

    Original Description:

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document contains a circuit diagram with multiple logic gates and flip flops connected. It has an oscillator that provides a clock signal to various flip flops labeled U1:A, U1:B, U2:A and U2:B. The outputs of the flip flops are connected to logic gates such as AND, OR and NOT gates. The logic gates are connected to further flip flops U3 through U11 to create a sequential logic circuit that produces four output signals S0, S1, S2 and S3.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    25 views1 page

    Sistemas Digitais

    Uploaded by

    vinicius andre matos
    This document contains a circuit diagram with multiple logic gates and flip flops connected. It has an oscillator that provides a clock signal to various flip flops labeled U1:A, U1:B, U2:A and U2:B. The outputs of the flip flops are connected to logic gates such as AND, OR and NOT gates. The logic gates are connected to further flip flops U3 through U11 to create a sequential logic circuit that produces four output signals S0, S1, S2 and S3.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 1

    ?

    ?
    1
    U1:A U1:B U2:A U2:B
    74LS107 D 74LS107 C 74LS107 B 74LS107 A

    1 3 8 5 1 3 8 5
    J Q J Q J Q J Q
    U1:A(CLK)
    12 9 12 9
    CLK CLK CLK CLK
    4 2 11 6 4 2 11 6
    K Q D K Q C K Q B K Q A

    R
    13

    10

    13

    10
    1 U8:A
    A
    2
    B
    6
    4
    C
    5
    D
    7440

    S0

    S1

    S2

    S3
    U3 U4 U5 U6 U7 U9 U10 U11
    8 10 8 10 8 10 8 10
    X0 Y S0 X0 Y S1 X0 Y S2 X0 Y S3
    7 7 7 7
    X1 X1 X1 X1
    6 6 6 6
    X2 NOT X2 NOT X2 NOT X2 NOT
    5 5 5 5
    X3 X3 X3 X3
    4 4 4 4
    X4 X4 X4 X4
    3 3 3 3
    X5 X5 X5 X5
    2 2 2 2
    X6 X6 X6 X6
    1 1 1 1
    X7 X7 X7 X7
    23 23 23 23
    X8 X8 X8 X8
    22 22 22 22
    X9 X9 X9 X9
    21 21 21 21
    X10 X10 X10 X10
    20 20 20 20
    X11 X11 X11 X11
    19 19 19 19
    X12 X12 X12 X12
    18 18 18 18
    X13 X13 X13 X13
    17 17 17 17
    X14 X14 X14 X14
    16 16 16 16
    X15 X15 X15 X15
    15 15 15 15
    D A D A D A D A
    14 14 14 14
    C B C B C B C B
    13 13 13 13
    B C B C B C B C
    11 11 11 11
    A D A D A D A D
    9 9 9 9
    E E E E
    74150 74150 74150 74150

    You might also like