Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 3

CE-20-068 B

Lab #10
Lab Task:
Object:
Reproduce and implement basic gates (AND, OR, XOR) by using FPGA Kit.

Verilog Module:

Test Fixture:

Constraints File:
CE-20-068 B

Waveform:
CE-20-068 B

You might also like