This lab document outlines reproducing and implementing basic logic gates using an FPGA kit. The tasks involve creating Verilog modules for AND, OR and XOR gates, a test fixture to test the gates, and a constraints file to define the FPGA implementation. Waveforms would then be generated to verify the gate functionality.
This lab document outlines reproducing and implementing basic logic gates using an FPGA kit. The tasks involve creating Verilog modules for AND, OR and XOR gates, a test fixture to test the gates, and a constraints file to define the FPGA implementation. Waveforms would then be generated to verify the gate functionality.
This lab document outlines reproducing and implementing basic logic gates using an FPGA kit. The tasks involve creating Verilog modules for AND, OR and XOR gates, a test fixture to test the gates, and a constraints file to define the FPGA implementation. Waveforms would then be generated to verify the gate functionality.