Scribd Logo
Upload

Welcome to Scribd!

  • 11 views

    Bus Desing One

    Uploaded by

    Deribew Shimelis
    This document summarizes the key aspects of bus design: The bus uses a dedicated design with each bus line assigned to a single function. It uses a centralized arbitration method with a single controller to allocate time on the bus. The bus operations are synchronized with a clock signal to make timing based control and fast, synchronized data transfer possible. The document specifies that the address bus width is 8 bits and the data bus width is also 8 bits, allowing up to 8 bits of data to be transferred at a time. It mentions the read-modify-write data transfer type which reads, modifies, and writes back data without relying on the read-modify-write feature.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content

    You might also like

    Bus Desing One

    Uploaded by

    Deribew Shimelis
    11 views2 pages
    This document summarizes the key aspects of bus design: The bus uses a dedicated design with each bus line assigned to a single function. It uses a centralized arbitration method with a single controller to allocate time on the bus. The bus operations are synchronized with a clock signal to make timing based control and fast, synchronized data transfer possible. The document specifies that the address bus width is 8 bits and the data bus width is also 8 bits, allowing up to 8 bits of data to be transferred at a time. It mentions the read-modify-write data transfer type which reads, modifies, and writes back data without relying on the read-modify-write feature.

    Original Description:

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document summarizes the key aspects of bus design: The bus uses a dedicated design with each bus line assigned to a single function. It uses a centralized arbitration method with a single controller to allocate time on the bus. The bus operations are synchronized with a clock signal to make timing based control and fast, synchronized data transfer possible. The document specifies that the address bus width is 8 bits and the data bus width is also 8 bits, allowing up to 8 bits of data to be transferred at a time. It mentions the read-modify-write data transfer type which reads, modifies, and writes back data without relying on the read-modify-write feature.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as docx, pdf, or txt
    11 views2 pages

    Bus Desing One

    Uploaded by

    Deribew Shimelis
    This document summarizes the key aspects of bus design: The bus uses a dedicated design with each bus line assigned to a single function. It uses a centralized arbitration method with a single controller to allocate time on the bus. The bus operations are synchronized with a clock signal to make timing based control and fast, synchronized data transfer possible. The document specifies that the address bus width is 8 bits and the data bus width is also 8 bits, allowing up to 8 bits of data to be transferred at a time. It mentions the read-modify-write data transfer type which reads, modifies, and writes back data without relying on the read-modify-write feature.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as docx, pdf, or txt
    of 2

    Bus Design One

    Type Dedicated
    Each bus lines assigned to a single function (e.g. address bus) or a physical subset of
    components (e.g. I/O bus connects all I/O modules).

    The Cases We Should To Design


    To Increase the throughput
    To Decrease traffic congestion .
    Method of Centralized
    A single hardware device called the bus controller or arbiter allocate time on the bus.
    Arbitration The device may be a separate or a part of a processor.
    The Cases We Should To Design
    To controll the bus system requests or grants by one single buy aribter/hardware

    Timing Synchronous
    bus operations are synchronized with reference to a clock
    signal.
     Bus includes a clock line upon which a clock transmits a regular sequence of
    alternating 1's and 0's
     A single 1-0 transition is referred to as a clock cycle or bus cycle.
     All other devices on the bus can read the clock line.
     All events start at the beginning of a clock cycle
    The Cases We Should To Design
    To make time based control lines
    To simplify interface logic and fast bus operations.
    To run Every device on the bus at the same time.
    To make receiver /sender to support high data transfer rate

    Bus width Bus width


    The number of parallel lines that make up a particular kind of computer bus.

    The number of bits that can be sent to the CPU simultaneously,

    Address bus- 8bit


    The Address bus will carry the data that  specifies the address of  a memory location,

    A computer system has an address bus with 8 parallel lines. This means that
    the address bus width is 8 bits

    Data bus-8bit.
    A data bus can transfer data to and from the memory of a computer, or into or
    out of the central processing unit (CPU) that acts as the device's "engine."
    A data bus can also transfer information between two computers.
    Our design data bus is 8-bits wide. This means that up to 8 bits of data can travel
    through a data bus every second.

    The Cases We Should To Design


    To make a data bus by compining of 8 number of data lines
    To make a address bus by compining of 8 numbers of address lines.
    To transfer 8 bits of data at a time.

    Data transfer Read-Modify-Write.


    type A command to work with hardware ECC, the entire page must be read into system
    memory, modified, then written back to flash without relying on the RMW feature.

    The Cases We Should To Design


    To copy a type operations.

    You might also like