Download as pdf or txt
Download as pdf or txt
You are on page 1of 5

HCMC University of Technology and Education

Faculty of Electrical & Electronic Engineering

Lecture:
DIGITAL SYSTEMS
Chapter 4:
Asynchronous MOD Down Counters

Assoc. Prof. Nguyen Thanh Hai, PhD


1
HCMC University of Technology and Education
Faculty of Electrical & Electronic Engineering

Asynchronous MOD Down Counters


Asynchronous Down Counters With Mod Number < 2N
A
B

1
J PRE Q1 J PRE Q2 J PRE Q3
CK 1 CK 2 CK 3
CLK

K CLR Q1 K CLR Q2 K CLR Q 3


CLR  1

- Notice: if the counter uses n FFs (n bit=n Q), it means that it can count
from 2N -1 to 0 states. In this example, the counter uses 3 FFs, so it can
count from 111 (7) to 000 (0).
- The counter can count less than 2N, in this example with 3 FFs, so it
counts to one number less than 23=8 states (7 to 0)
2
Assoc. Prof. Nguyen Thanh Hai, PhD
HCMC University of Technology and Education
Faculty of Electrical & Electronic Engineering

Asynchronous MOD Down Counters


For example: Design one counter can count down to state 1 and then return
state 7 and do again. Q2
Q3

1
J PRE Q1 J PRE Q2 J PRE Q3
CK 1 CK 2 CK 3
St Q3 Q2 Q1 CLK
7 1 1 1 K CLR Q1 K CLR Q2 K CLR Q 3
6 1 1 0 CLR  1

5 1 0 1 The counter can count when CLR  1 and PRE  1 and


4 1 0 0 Q operates Toggle due to J=K=1. Look at truth table,
3 0 1 1 State 1, having Q2=Q3=0, return to 7, so Q2, Q3 are
connected to inputs of OR gate and at this state, the
2 0 1 0 output of OR gate is 0, Clear=1 and all Q=1, the
1 0 0 1 counter does again. At the state we want to return,
3
0 0 0 0 we are based on 0s to be connected to inputs of the
OR gate and the output of the gate will be 1, Pre=0.
Assoc. Prof. Nguyen Thanh Hai, PhD
HCMC University of Technology and Education
Faculty of Electrical & Electronic Engineering

Asynchronous MOD Down Counters


In order to determine the output waveforms of Q1, Q2, Q3, we can note Q
and Q (inverting) having inversely waveforms together. Moreover, the down
counter counts from (Q3Q2Q1) 111 (7) to 001 (1) and return and recount.
1 2 7
Clock

Q1
Q 1

Q2
Q 2

Q3
Q 3

OR output  PRE
Re turn and recount 4
Assoc. Prof. Nguyen Thanh Hai, PhD
HCMC University of Technology and Education
Faculty of Electrical & Electronic Engineering

Asynchronous MOD Down Counters

The End

5
Assoc. Prof. Nguyen Thanh Hai, PhD

You might also like