Download as pdf or txt
Download as pdf or txt
You are on page 1of 51

1 2 3 4 5 6 7 8

01 Project : AM7 (14.0") MB Schematic


PCB Rev: C0
Build: DVT2

Block Diagram
A A

HDMI Conn. INT HDMI


CPU GPU
PAGE 35 PEG x 8 Nvidia DDR3L x 8
Haswell N15P-GT (256 Mb x 16)
35W 29 x 29 mm PAGE 25~28
Channel A PAGE 20~24

SYSTEM MEMORY
Processor : Quad Core
DDR3L SO-DIMM DDR3L 1600 MT/s 1.35V
PAGE 18 Power : 47 (Watt)
Package : BGA1364
Channel B Size : 37.5 x 32 (mm)
DDR3L 1600 MT/s 1.35V eDP 14.0" eDP Panel
DDR3L SO-DIMM PAGE 07~11 PAGE 34
PAGE 19
5GT/s
DMI X 4
B
Giga LAN DB B

Port4 PCIE Intel


SATA3 6GB /S RJ45
HDD PAGE 31 RTL8111GU TRANSFORMER DB PAGE 2
PCIE Port 3 DB PAGE 2 DB PAGE 2

Mobile Intel USB2.0 Port 1 USB 2.0 CONN


Port5
ODD (Tray) SATA3 6GB /S
DB PAGE 3
PAGE 31 Lynx Point
(HM87) NGFF
Flash ROM PCIE Port 4
SPI (CS0) PCIE WLAN + BT
8 MB PAGE 30
PAGE 41
HSPI Platform Controller Hub Port 9
Power : 3 Watt Card Reader
C Package : FCBGA695 Realtek SD slot C
Flash ROM RTS5176E PAGE 40
SPI EC Size : 20 x 20 (mm)
8 MB PAGE 30
9 x 9mm PAGE 40
SMbus ITE LPC
Touch Pad PS/2 IT8528E
PAGE 36 Port 11
USB2.0
Package : LQPF128
K/B Port 8 Port 0 Port 5
PAGE 36

USB 3.0
PAGE 12~17 Camera USB 3.0
FAN PAGE 38 PAGE 29 W / Power Share
PAGE 34 PAGE 39 PAGE 39

Port 1 Port 2
USB3.0
Universal Jack Audio Codec
PAGE 32
Realtek HDA
D D

AMP
ALS-3234
SPEAKER
PAGE 32 PAGE 32 ANPEC
ALC1003-CGT Quanta Computer Inc.
Sub Woofer PROJECT : AM7
PAGE 33 PAGE 33 Size Document Number Rev
C0
BLOCK DIAGRAM
Date: Thursday, May 08, 2014 Sheet 1 of 51
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

AM7 GPU Power UP sequence AM7 GPU GC62.0 Entry/Exit sequence


Note.0
02
PEX_LINK Active Detect Train
DGPU_PWR_EN GPU_PEX_RST_HOLD#
A (PCH) 251us, DGPU_PWR_EN to +3V_AON (GPU) A

+3V_AON PEGX_RST#

GC6_FB_EN GPU Detects PCIE link disabled


+3V_MAIN_EN
(GPU) 150us, +3V_MAIN_EN to +3V_GFX
+3V_AON
90% Keep High
+3V_GFX
+3V_MAIN_EN
3V3_MAIN_PWRGD (GPU)
(+3V_GFX) +3V_GFX
1.23ms, 3V3_MAIN_PWRGD to +VGACORE
90% 3V3_MAIN_PWRGD
+VGACORE (+3V_GFX)
1.23ms, 3V3_MAIN_PWRGD to +1.05V_GFX
90%
B +1.05V_GFX +VGACORE B

DGPU_VC_EN +1.05V_GFX
(+VGACORE_PWRGD)
1.09ms, DGPU_VC_EN to +1.35V_GFX DGPU_VC_EN
(+VGACORE_PWRGD)
+1.35V_GFX
+1.35V_GFX Keep High Note.1

DGPU_PWROK DGPU_PWROK T1 0.04ms < T1 < 4ms.


Note.2 Note.3
GPU_EVENT# T0 min = 0.001ms.
GC6 Entry GC6 Exit
Note.0 : GPU driver ACPI call SBIOS to disables PCIE link.
Note.1 : When GC6 2.0 mode, +1.35V_GFX enabled by GC6_FB_EN
C Note.2 : GPU driver ACPI call SBIOS then confirm entry complete by C
sensing GC6_FB_EN =1, Enable PCIE Link. Then PCH asserts GPU_EVENT#
Note.3 : SBIOS detects GC6_FB_EN =0, then De-asserts GPU_EVENT#
P.S. The entire entry and exit sequence must complete within 200 ms

T0 = 220 us, PEGX_RST# to DGPU_PWR_EN


AM7 Optimus GPU On/Off sequence 2.21 ms, DGPU_PWR_EN to DGPU_PWROK

0ms< T0 < 5ms


PEGX_RST#
(PCH DGPU_HOLD_RST# control) 0.1ms < T1 < 5ms

DGPU_PWR_EN
(PCH) < 200ms

DGPU_PWROK
D D
(All Rail PGOOD)
< 200ms

Quanta Computer Inc.


P.S. The entire entry and exit sequence must PROJECT : AM7
complete within 200 ms Size Document Number Rev
C0
GPU Sequence
Date: Thursday, May 08, 2014 Sheet 2 of 51
1 2 3 4 5 6 7 8
5 4 3 2 1

Adapter 90W
03
D

Charger
VER : 1A D

BQ24737RGRR PWR_SRC

Battery 3S2P

+3.3V_EN2 ALW_ON SLP_S4# RUN_ON DGPU_VC_EN IMVP_VR_ON

TI TI Richtek ONSemi TI
TPS51225RUKR TPS51216RUKR RT8228AZQW NCP81172MNTXG TPS51631ARSMR

C C
+15V_ALW
+3.3V_ALW +5V_ALW +V_VDDQ +DDR_VTT +1.05V +VGACORE +VCCIN

RUN_ON SUS_ON AONON DGPU_PWR_EN RUN_ON DGPU_PWR_ON# DGFX_VR_PWRGD


RUN_ON

Load Switch Load Switch Load Switch Load Switch GMT (LDO) Load Switch Load Switch Load Switch
AON7506 AO6402A AO6402A AO6402A G9661-25ADJTP1U AON7507 RQ3E150BNFU7TB AON7508

+3.3V_RUN +3.3V_SUS +3V_AON +3V_GFX +1.5V_RUN +5V_RUN +1.35_GFX +1.05_GFX

B B

A A

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
C0
Power Block Diagram
Date: Thursday, May 08, 2014 Sheet 3 of 51
5 4 3 2 1
1 2 3 4 5 6 7 8

+PWR_SRC

04 AM7 PSequence G3 to S0 Block (Battery mode)


2
+3.3V_RTC_LDO VCC
+3.3V_RTC_LDO

+3.3V_ALW
1 0
5 +PWR_SRC +VCHGR
3V/5V
+5V_ALW 7
VR CHARGER Battery
+15V_ALW 7

EN2

EN1
A A
PWR SW
+5V_ALW
3 4 3.3V_ALW_ON
POWER_ SW_IN0#
+PWR_SRC VCC +V_VDDQ 16
6 ALW_ON

+V_VDDQ +DDR_VTT 18 4
DDR/0.675V +3.3V_ALW
SYS_PWR_SW#
VR
DDR_PWRGD 17
PG
25 VCC RSMRST# 10
S4

S3

RSMRST#(DPWROK)
HWPG
SIO_SLP_S3# 15 AC_PRESENT 11
ACPRESENT
SIO_SLP_S4# 14 24 1.05V_PWRGD EC_PWRBTN# 12
PWRBTN#
EC

B B

13 SLP_S5#
SLP_S5#

IMVP_VR_ON

SIO_SLP_S3#

SIO_SLP_S4#

SIO_SLP_S5#
14 SLP_S4#

EC_PWROK
SLP_S4#

SUS_ON

RUN_ON
15 SLP_S3#
SLP_S3#
25 HWPG
APWROK
28 IMVP_PWRGD PCH
8 19 34 26 15 14 13 PWROK
29 PM_DRAM_PWRGD
DRAMPWROK

PLTRST_PROC#
30 PCH_CLK
PCH_CLK

PROCPWRGD
35 PCI_PLTRST#
PLTRST#
34 EC_PWROK
SYS_PWROK

C C

CPU_PLTRST#
H_PWRGOOD
+5V_ALW
+3V_ALW SUS +3.3V_SUS
LS 9
+PWR_SRC VCC +1.05V 20
G +PWR_SRC 31 36
1.05V
SUS_ON 8 27
VR 1.05V_PWRGD 24 29 PM_DRAM_PWRGD 32
PG +PWR_SRC VCC +VCCIN
EN

PWRGOOD

PLTRSTIN#
VCCIO_OUT
+5V_ALW +5V_RUN 21 IMVP 28
RUN_ON 19 RUN VR IMVP_PWRGD
SVID

PG 33 SVID
EN
+3.3V_ALW LS +3.3V_RUN 23 CPU
+3.3V_ALW 33
SVID IMVP_VR_ON 26
+3.3V_ALW VCC +1.5V_RUN 22 CPU
G G
D
1.5V D

VR
EN

RUN_ON 19
RUN_ON 19 RUN_ON 19 Quanta Computer Inc.
PROJECT : AM7
Size Document Number Rev
C0
PSeq_G3 to S0 Block_vPRO
Date: Thursday, May 08, 2014 Sheet 4 of 51
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

AM7 PSequence G3 to S0
05 +PWR_SRC
+5V_ALW2 and
+3.3V_RTC_LDO G3 mode: > EC reset time + output ALW_ON
S5 mode: > Power button DE-BOUNCE time

POWER_ SW_IN0#

3.3V_ALW_ON G3 mode: Asserted by HW latch of power button event


S0 mode: Be keeped on high by ALW_ON
A A

+3.3V_ALW

ALW_ON G3 mode: > 1650 Tick (50 ms)

+5V_ALW

+15V_ALW

G3 mode: EC don't care this event.


SYS_PWR_SW# S5 mode: Upon power always exist, and this pin keeped on high. Start from this event.

SUS_ON(EC) 528 ms (EC, ALW_ON to SUS_ON, EC)

+3.3V_SUS

+5V_SUS

RSMRST#(EC) 37.6 ms (VCCDSW(+3.3V_SUS) to DPWROK(RSMRST#), t04=min 10ms) (For a non-DeepSx system DPWROK and RSMRST# go high at the same time)
(+3.3V_SUS to RSMRST#, t05=min 10ms)
(DPWROK, suspend power well)
Thd = 500 us
EC_PWRBTN# (EC) (EC) minimum duration of PWRBTN# assertion=16ms. PWRBTN# can assert before or after than RSMRST#

SIO_SLP_S5#(PCH) 102 ms (RSMRST# to SLP_S5, t07=min 5ms)


B B

SIO_SLP_S4#(PCH) 35.2 us (SLP_S5 to SLP_S4, t09=min 30us)

+V_VDDQ

DDR_PWRGD 27ms (+V_VDDQ to DDR_PWRGD, t44=min 100ns)


VDDQ (CPU) (-20% of nominal value) to VR_VDDQPWRGD

SIO_SLP_S3#(PCH) 70.2 us (SLP_S4 to SLP_S3, t10=min 30us)

+DDR_VTT

RUN_ON(EC) 22 ms(SLP_S3# to RUN_ON,EC)


EC: SIO_SLP_S3# to RUN_ON delay ?ms

+1.05V 163 ms (VccSUS (+3.3_SUS) to VccASW (+1.05V_PCH), t29= min 0ms)


163 ms (+3.3V_SUS to +1.05V, t31 =min 0ms)

+1.5V_RUN 2 ms(+1.05V stable to +1.5V_RUN stable , min=0s)

5.68 ms(+1.05V stable to +3.3V_RUN stable , min=0s)


+3.3V_RUN
C C

+5V_RUN

HWPG (APWROK) 5.7 ms(VCCASW to APWROK, t11 mim =1ms)


APWROK may come up earlier than PWROK, but no later
(1.05V_PWRGD)
EC: HWPG to IMVP_VR_ON delay 5ms
IMVP_VR_ON(EC)
VCC_CORE turn on after SVID vaild.
+VCC_CORE Vboot
(CPU CORE) 15.3 ms(APWROK to PWROK, t30 mim =0ms)
15.3 ms(ALL_SYS_PWRGD (HWPG) to PWROK, t14 mim =5ms)

IMVP_PWRGD 20.9 ms(PCH CORE to PWROK, t41 mim =5ms)


(PWROK)

PM_DRAM_PWRGD 18.2 ms(PWROK to PM_DRAM_PWRGD, t18 mim =0us)

PCH CLK valid Last un-core power rail stable to DRAMPWROK assertion.

? ms(PCH CLK stable to H_PWRGOOD, t19 min = 1 ms)


H_PWRGOOD(PCH) 23.6 ms(+VCC_CORE to H_PWRGOOD, min = 5<t13<650 ms)
(PWRGOOD)
23.6 ms(PWROK to H_PWRGOOD, t20 min = 2 ms)

VCCIO_OUT
D D

CPU SVID BUS(CPU) valid

SYS_PWROK 124 ms(HPWG to SYS_PWROK, t15 min = 5~99 ms)


EC: HPWG to EC_PWROK(EC) Delay 100 ms
(EC_PWROK)

PLTRST# 2.08 ms (SYS_PWROK to PLTRST#, t21+t22 = min 1.06 ms)


PLTRST# could de-assert prior to final SVID value

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
C0
06 PS_G3 to S0
Date: Thursday, May 08, 2014 Sheet 5 of 51
1 2 3 4 5 6 7 8
5 4 3 2 1

06 SMBus Block
PCIe CLK
PORT 0 X HSIO Port HM87 AM7
PORT 1 X USB3.0 USB 3.0
PORT 2 GIGA LAN PORT 1 PORT1 CONN 1
+3.3V_ALW +3.3V_ALW PORT 3 NGFF WLAN USB3.0 USB 3.0
X PORT 2 PORT2 CONN 2
PORT 4
PORT 5 X USB3.0
D

4.7K 4.7K PORT 6 X PORT 3 PORT5 X D

Slave address: 03H PORT 7 X USB3.0


MBCLK_BAT
BAT/CHARGE
PORT 4 PORT6 X
SMB0 USB3.0 PCIe*
MBDATA_BAT PORT 5 PORT3 Port 1 X
USB3.0 PCIe*
Slave address: 1001100xb (98h)
PORT 6 PORT4 Port 2 X
+3V_RUN +3V_RUN CPU PORT 7 PCIe* GIGA LAN
Thermal Sensor Port 3
PCIe* NGFF WLAN
NCT7718W PORT 8 Port 4
2.2K 2.2K
PCIe*
SMBCLK3 PORT 9 Port 5 X
SMB3 PCIe*
SMBDAT3 PORT 10 Port 6 X
PCIe*
C
Slave address: 10011110 (0X9Eh) PORT 11 Port 7 X C
+3V_AON +3V_AON PCIe*
+3V_GFX
GPU PORT 12 Port 8 X
N15P-GT PCIe* SATA 6Gb/s
EC 2.2K 2.2K PORT 13 SATA HDD
G
Port 1 Port 4
D S GFX_SCL PORT 14 PCIe* SATA 6Gb/s SATA ODD
IT8528E NMOS Port 2 Port 5
D S GFX_SDA SATA 6Gb/s
(128 Pin LQFP)
NMOS PORT 15 Port 0 X
SATA 6Gb/s
+3.3V_ALW +3.3V_ALW +3.3V_SUS +3.3V_SUS PORT 16 Port 1 X
SATA 3Gb/s
+3.3V_SUS PORT 17 Port 2 X
SATA 3Gb/s
2.2K 2.2K
G
2.2K 2.2K PORT 18 Port 3 X
SMB_RUN_CLK D S SMB_ME1_CLK
NMOS
SMB1 D S
SMB_RUN_DAT SMB_ME1_DAT
NMOS
B
USB 2.0 B

EHCI #1 EHCI #2
+3.3V_SUS +3.3V_SUS PORT 0 USB3.0 Conn PORT 8 Camera
PORT 1 USB2.0 CONN / DB PORT 9 BT
PORT 2 X PORT 10 X
2.2K 2.2K PORT 3 X PORT 11 Card reader
SMB_ME0_CLK PORT 4 X PORT 12 X
Controller PORT 5 USB3.0 Conn / PS PORT 13 X
PCH SMLink0 SMB_ME0_DAT PORT 6 X
PORT 7 X
INTEL Slave address: 4BH
(HM87) SMB_ME1_DAT
27mm X 25mm
Controller
SMLink1 SMB_ME1_CLK

Slave address: A0H Slave address: A4H Slave address: 2CH


+3.3V_SUS +3.3V_SUS +3V_RUN +3V_RUN
DDR3L-SODIMM DDR3L-SODIMM
+3V_RUN CH.A(STD) CH.B(STD) Touch PAD
A A

2.2K 2.2K 2.2K 2.2K


G
HOST SMB_PCH_CLK D S SMB_RUN_CLK
SMBUS NMOS
SMB_PCH_DAT D S SMB_RUN_DAT Quanta Computer Inc.
NMOS
PROJECT : AM7
Size Document Number Rev
C0
SMBus Block
Date: Thursday, May 08, 2014 Sheet 6 of 51
5 4 3 2 1
5 4 3 2 1

+1V_VCOMP_OUT

07 Haswell Processor (DMI,PEG,FDI) Layout note:


PEG_RCOMP
HASWELL_BGA_E
R1 TL <= 400 mils SM_DRAMPWROK# Topology
U1A 24.9/F_4 TW >= 12 mils
TS >= 15 mils +V_VDDQ
AH6 PEG_RCOMP
PEG_RCOMP E10 PEG_RXN7
PEG_RXN0 PEG_RXN7 [20]
DMI_TXN0 AB2 C10 PEG_RXN6
[12] DMI_TXN0
DMI_TXN1 AB3 DMI_RXN0 PEG_RXN1 B10 PEG_RXN5
PEG_RXN6 [20] DVT2
[12] DMI_TXN1 DMI_RXN1 PEG_RXN2 PEG_RXN5 [20]
DMI_TXN2 AC3 E9 PEG_RXN4 R3
[12] DMI_TXN2 DMI_RXN2 PEG_RXN3 PEG_RXN4 [20]
DMI_TXN3 AC1 D9 PEG_RXN3 1.8K/F_4
D [12] DMI_TXN3 DMI_RXN3 PEG_RXN4 PEG_RXN3 [20] D
B9 PEG_RXN2
PEG_RXN5 PEG_RXN2 [20]
DMI_TXP0 AB1 L5 PEG_RXN1
[12] DMI_TXP0 DMI_RXP0 PEG_RXN6 PEG_RXN1 [20]
DMI_TXP1 AB4 L2 PEG_RXN0
[12] DMI_TXP1 DMI_RXP1 PEG_RXN7 PEG_RXN0 [20] [12] PM_DRAM_PWRGD
DMI_TXP2 AC4 M4
[12] DMI_TXP2 DMI_RXP2 PEG_RXN8

DMI
DMI_TXP3 AC2 L4
[12] DMI_TXP3 DMI_RXP3 PEG_RXN9 M2 R6 SM_DRAMPWROK
DMI_RXN0 AF2 PEG_RXN10 V5 3.3K/F_4
[12] DMI_RXN0
DMI_RXN1 AF4 DMI_TXN0 PEG_RXN11 V4 0.45 * VDDQ < VIH <1.0V
[12] DMI_RXN1 AG4 DMI_TXN1 PEG_RXN12 V1
DMI_RXN2
[12] DMI_RXN2 AG2 DMI_TXN2 PEG_RXN13 Y3
DMI_RXN3
[12] DMI_RXN3 DMI_TXN3 PEG_RXN14 Y2
DMI_RXP0 AF1 PEG_RXN15 F10 PEG_RXP7
[12] DMI_RXP0 DMI_TXP0 PEG_RXP0 PEG_RXP7 [20]
DMI_RXP1 AF3 D10 PEG_RXP6
[12] DMI_RXP1 DMI_TXP1 PEG_RXP1 PEG_RXP6 [20]
DMI_RXP2 AG3 A10 PEG_RXP5
[12] DMI_RXP2 DMI_TXP2 PEG_RXP2 PEG_RXP5 [20]
DMI_RXP3 AG1 F9 PEG_RXP4
[12] DMI_RXP3 DMI_TXP3 PEG_RXP3 PEG_RXP4 [20]
C9 PEG_RXP3
PEG_RXP4 PEG_RXP3 [20]
A9 PEG_RXP2
PEG_RXP5 PEG_RXP2 [20]
M5 PEG_RXP1
PEG_RXP6 PEG_RXP1 [20]
L1 PEG_RXP0
PEG_RXP7 PEG_RXP0 [20]
M3
R750 0_4 FDI_CSYNC_R F11 PEG_RXP8 L3
[12] FDI_CSYNC
[12] FDI_INT
R751 0_4 FDI_INT_R F12 FDI_CSYNC
DISP_INT
PEG_RXP9
PEG_RXP10
M1 CPU PU/PD setting
Y5

PEG
+3.3V_RUN
PEG_RXP11 V3
PEG_RXP12 V2
PEG_RXP13 Y4 CPU_DBR# R9 *1K_4_NC
PEG_RXP14 Y1
PEG_RXP15 PDG 2.2 recommend 100R,
R581 R582 B6 PEG_TXN7
PEG_TXN0 C5 PEG_TXN7 [20] CRB use 1kR.
*1K_4_NC *1K_4_NC PEG_TXN6
FDI PEG_TXN1 E6 PEG_TXN6 [20]
PEG_TXN5
PEG_TXN2 PEG_TXN5 [20]
D4 PEG_TXN4 DS V2.2 -> 1K Ω PU,
C PEG_TXN3 G4 PEG_TXN4 [20] C
Layout note: PEG_TXN3 PM_THRMTRIP# :
PEG_TXN4 E3 PEG_TXN2
PEG_TXN3 [20] CHKRST V2.0 -> 1K Ω PU, +1.05V
FDI_CSYNC & FDI_INT PEG_TXN5 J5 PEG_TXN1
PEG_TXN2 [20] CRB-GR V0.7 -> 100 Ω PU Broadwell need PU (OD pin)
Trace length < 10000 Mils PEG_TXN6 G3 PEG_TXN1 [20] HSW is CMOS OUTPUT
PEG_TXN0 PM_THRMTRIP# R11 *1K_4_NC
PEG_TXN7 PEG_TXN0 [20]
Impendance = 50 ohm PEG_TXN8
J3
J2
PEG_TXN9 T6 CPU_TDO R12 *51_4_NC
PEG_TXN10 R6
PEG_TXN11 R2 H_PWRGOOD_R R14 10K_4
PEG_TXN12 R4
PEG_TXN13 T4 CPU_TCK R15 *51_4_NC
PEG_TXN14 T1 CPU_TRST# R16 *51_4_NC
PEG_TXN15 C6 PEG_TXP7
PEG_TXP0 B5 PEG_TXP7 [20]
PEG_TXP6
PEG_TXP1 D6 PEG_TXP6 [20]
PEG_TXP5
PEG_TXP2 E4 PEG_TXP5 [20]
PEG_TXP4
PEG_TXP3 PEG_TXP4 [20]
G5 PEG_TXP3
PEG_TXP4 PEG_TXP3 [20]
E2 PEG_TXP2
PEG_TXP5 J6 PEG_TXP2 [20]
PEG_TXP1
PEG_TXP6 PEG_TXP1 [20]
G2 PEG_TXP0
PEG_TXP7 J4 PEG_TXP0 [20]
PEG_TXP8 J1
PEG_TXP9 T5
PEG_TXP10 R5
PEG_TXP11 R1
PEG_TXP12 R3
PEG_TXP13 T3
PEG_TXP14 T2
PEG_TXP15

1 OF 12
B B

Haswell Processor (CLK,MISC,JTAG)


Layout note:
SM_RCOMP[0:2]
TL < 500 mils
TW = 12~15 mils PROCHOT# Topology PDG v2.2
U1B HASWELL_BGA_E
Self TS >= 20 mils
MISC
SKTOCC# C51 BB51 SM_RCOMP_0 R26 100/F_4
Other TS >= 25 mils +1V_VCCIO_OUT
TP107 PROC_DETECT SM_RCOMP0 BB53
DDR3

SM_RCOMP_1 R29 75/F_4


SM_RCOMP1
THERMAL

CATERR# G50 BB52 SM_RCOMP_2 R30 100/F_4 VR DS pg11.


TP109 G51 CATERR SM_RCOMP2 BE51 DDR3_DRAMRST# Layout note:
[29] CPU_PECI PECI SM_DRAMRST DDR3_DRAMRST# [18] >100 deg.C assert. R34
H_PROCHOT# E50 N53 CPU_PRDY# <97 deg.C de-assert. 62_4
Clost to CPU
D53 PROCHOT PRDY N52 TP110
PM_THRMTRIP# CPU_PREQ#
[15] PM_THRMTRIP# THERMTRIP PREQ N54 TP111
CPU_TCK R35 56_4 H_PROCHOT#
TCK TP112 [29,44,49] IMVP7_PROCHOT#
M51 CPU_TMS
TMS M53 CPU_TRST# TP113
JTAG

TRST TP114
R31 1 2 *SJ0402_NC PM_SYNC_R D52 N49 CPU_TDI
[12] PM_SYNC 1 2 PM_SYNC TDI TP115
PWR

R32 1 2 *SJ0402_NC H_PWRGOOD_R F50 M49 CPU_TDO


[15] H_PWRGOOD 1 2 AP48 PW RGOOD TDO F53 TP116
PM_DRAM_PWRGD CPU_DBR#
SM_DRAMPW ROK DBR CPU_DBR# [12]
R33 1 2 *SJ0402_NC CPU_RST#_R L54
[15] CPU_PLTRST# 1 2 PLTRSTIN R51
BPM#0 R50
CLK_DPLL_NSCLKN AC6 BPM#1 P49
A [14] CLK_DPLL_NSCLKN A
CLK_DPLL_NSCLKP AE6 DPLL_REF_CLKN BPM#2 N50
[14] CLK_DPLL_NSCLKP DPLL_REF_CLKP BPM#3
CLOCK

CLK_DPLL_SSCLKN V6 R49
[14] CLK_DPLL_SSCLKN Y6 SSC_DPLL_REF_CLKN BPM#4 P53
CLK_DPLL_SSCLKP
[14] CLK_DPLL_SSCLKP AB6 SSC_DPLL_REF_CLKP BPM#5 U51
CLK_CPU_BCLKN
[14] CLK_CPU_BCLKN BCLKN BPM#6
CLK_CPU_BCLKP AA6 P51
[14] CLK_CPU_BCLKP BCLKP BPM#7

Quanta Computer Inc.


2 OF 12
PROJECT : AM7
Size Document Number Rev
Haswell 1/5 (PEG/DMI/FDI) C0

Date: Thursday, May 08, 2014 Sheet 7 of 51


5 4 3 2 1
5 4 3 2 1

08 Haswell Processor (DDR3) Haswell Processor (DDR3)


U1D HASWELL_BGA_E
HASWELL_BGA_E M_B_DQ[63:0] [19]
U1C
AY36 AC54 M_B_DQ0
M_A_DQ[63:0] [18] RSVD SB_DQ0
BD31 AH54 M_A_DQ0 AW27 AC52 M_B_DQ1
RSVD SA_DQ0 [19] M_B_CLKN0 SB_CKN0 SB_DQ1
BE25 AH52 M_A_DQ1 AV27 AE51 M_B_DQ2
[18] M_A_CLKN0 SA_CKN0 SA_DQ1 [19] M_B_CLKP0 SB_CK0 SB_DQ2
BF25 AK51 M_A_DQ2 AU36 AE54 M_B_DQ3
[18] M_A_CLKP0 SA_CK0 SA_DQ2 [19] M_B_CKE0 SB_CKE0 SB_DQ3
BE34 AK54 M_A_DQ3 AW26 AC53 M_B_DQ4
[18] M_A_CKE0 SA_CKE0 SA_DQ3 [19] M_B_CLKN1 SB_CKN1 SB_DQ4
BD25 AH53 M_A_DQ4 AV26 AC51 M_B_DQ5
[18] M_A_CLKN1 SA_CKN1 SA_DQ4 [19] M_B_CLKP1 SB_CK1 SB_DQ5
D BC25 AH51 M_A_DQ5 AU35 AE52 M_B_DQ6 D
[18] M_A_CLKP1 SA_CK1 SA_DQ5 [19] M_B_CKE1 SB_CKE1 SB_DQ6
BF34 AK52 M_A_DQ6 BA26 AE53 M_B_DQ7
[18] M_A_CKE1 SA_CKE1 SA_DQ6 SB_CKN2 SB_DQ7
BE23 AK53 M_A_DQ7 AY26 AU47 M_B_DQ8
BF23 SA_CKN2 SA_DQ7 AN54 M_A_DQ8 AV35 SB_CK2 SB_DQ8 AU49 M_B_DQ9
BC34 SA_CK2 SA_DQ8 AN52 M_A_DQ9 BA27 SB_CKE2 SB_DQ9 AV43 M_B_DQ10
BD23 SA_CKE2 SA_DQ9 AR51 M_A_DQ10 AY27 SB_CKN3 SB_DQ10 AV45 M_B_DQ11
BC23 SA_CKN3 SA_DQ10 AR53 M_A_DQ11 AV36 SB_CK3 SB_DQ11 AU43 M_B_DQ12
BD34 SA_CK3 SA_DQ11 AN53 M_A_DQ12 SB_CKE3 SB_DQ12 AU45 M_B_DQ13
SA_CKE3 SA_DQ12 AN51 M_A_DQ13 BA20 SB_DQ13 AV47 M_B_DQ14
SA_DQ13 [19] M_B_CS#0 SB_CS#0 SB_DQ14
BE16 AR52 M_A_DQ14 AY19 AV49 M_B_DQ15
[18] M_A_CS#0 SA_CS#0 SA_DQ14 [19] M_B_CS#1 SB_CS#1 SB_DQ15
BC17 AR54 M_A_DQ15 AU19 BC49 M_B_DQ16
[18] M_A_CS#1 SA_CS#1 SA_DQ15 SB_CS#2 SB_DQ16
BE17 AV52 M_A_DQ16 AW20 BE49 M_B_DQ17
BD16 SA_CS#2 SA_DQ16 AV53 M_A_DQ17 SB_CS#3 SB_DQ17 BD47 M_B_DQ18
BC16 SA_CS#3 SA_DQ17 AY52 M_A_DQ18 AY20 SB_DQ18 BC47 M_B_DQ19
[18] M_A_ODT0 SA_ODT0 SA_DQ18 [19] M_B_ODT0 SB_ODT0 SB_DQ19
BF16 AY51 M_A_DQ19 BA19 BD49 M_B_DQ20
[18] M_A_ODT1 SA_ODT1 SA_DQ19 [19] M_B_ODT1 SB_ODT1 SB_DQ20
BF17 AV51 M_A_DQ20 AV19 BD50 M_B_DQ21
BD17 SA_ODT2 SA_DQ20 AV54 M_A_DQ21 AW19 SB_ODT2 SB_DQ21 BE47 M_B_DQ22
[18] M_A_BS#[2:0] SA_ODT3 SA_DQ21 [19] M_B_BS#[2:0] SB_ODT3 SB_DQ22
M_A_BS#0 BC20 AY54 M_A_DQ22 M_B_BS#0 AY23 BF47 M_B_DQ23
M_A_BS#1 BD21 SA_BS0 SA_DQ22 AY53 M_A_DQ23 M_B_BS#1 BA23 SB_BS0 SB_DQ23 BE44 M_B_DQ24
M_A_BS#2 BD32 SA_BS1 SA_DQ23 AY47 M_A_DQ24 M_B_BS#2 BA36 SB_BS1 SB_DQ24 BD44 M_B_DQ25
SA_BS2 SA_DQ24 AY49 M_A_DQ25 AU30 SB_BS2 SB_DQ25 BC42 M_B_DQ26
BC21 SA_DQ25 BA47 M_A_DQ26 AV23 VSS SB_DQ26 BF42 M_B_DQ27
VSS SA_DQ26 [19] M_B_RAS# SB_RAS SB_DQ27
BF20 BA45 M_A_DQ27 AW23 BF44 M_B_DQ28
[18] M_A_RAS# SA_RAS SA_DQ27 [19] M_B_W E# SB_WE SB_DQ28
BF21 AY45 M_A_DQ28 AV20 BC44 M_B_DQ29
[18] M_A_W E# SA_WE SA_DQ28 [19] M_B_CAS# SB_CAS SB_DQ29
BE21 AY43 M_A_DQ29 BD42 M_B_DQ30
[18] M_A_CAS# SA_CAS SA_DQ29 [19] M_B_A[15:0] SB_DQ30
BA49 M_A_DQ30 M_B_A0 BA30 BE42 M_B_DQ31
[18] M_A_A[15:0] SA_DQ30 SB_MA0 SB_DQ31
M_A_A0 BD28 BA43 M_A_DQ31 M_B_A1AW30 BA16 M_B_DQ32
M_A_A1 BD27 SA_MA0 SA_DQ31 BF14 M_A_DQ32 M_B_A2 AY30 SB_MA1 SB_DQ32 AU16 M_B_DQ33
M_A_A2 BF28 SA_MA1 SA_DQ32 BC14 M_A_DQ33 M_B_A3 AV30 SB_MA2 SB_DQ33 BA15 M_B_DQ34
C M_A_A3 BE28 SA_MA2 SA_DQ33 BC11 M_A_DQ34 M_B_A4AW32 SB_MA3 SB_DQ34 AV15 M_B_DQ35 C
M_A_A4 BF32 SA_MA3 SA_DQ34 BF11 M_A_DQ35 M_B_A5 AY32 SB_MA4 SB_DQ35 AY16 M_B_DQ36
M_A_A5 BC27 SA_MA4 SA_DQ35 BE14 M_A_DQ36 M_B_A6 AT30 SB_MA5 SB_DQ36 AV16 M_B_DQ37
M_A_A6 BF27 SA_MA5 SA_DQ36 BD14 M_A_DQ37 M_B_A7 AV32 SB_MA6 SB_DQ37 AY15 M_B_DQ38
M_A_A7 BC28 SA_MA6 SA_DQ37 BD11 M_A_DQ38 M_B_A8 BA32 SB_MA7 SB_DQ38 AU15 M_B_DQ39
M_A_A8 BE27 SA_MA7 SA_DQ38 BE11 M_A_DQ39 M_B_A9 AU32 SB_MA8 SB_DQ39 AU12 M_B_DQ40
M_A_A9 BC32 SA_MA8 SA_DQ39 BC9 M_A_DQ40 M_B_A10 AU23 SB_MA9 SB_DQ40 AY12 M_B_DQ41
M_A_A10 BD20 SA_MA9 SA_DQ40 BE9 M_A_DQ41 M_B_A11 AY35 SB_MA10 SB_DQ41 BA10 M_B_DQ42
M_A_A11 BF31 SA_MA10 SA_DQ41 BE6 M_A_DQ42 M_B_A12AW35 SB_MA11 SB_DQ42 AU10 M_B_DQ43
M_A_A12 BC31 SA_MA11 SA_DQ42 BC6 M_A_DQ43 M_B_A13 AU20 SB_MA12 SB_DQ43 AV12 M_B_DQ44
M_A_A13 BE20 SA_MA12 SA_DQ43 BD9 M_A_DQ44 M_B_A14AW36 SB_MA13 SB_DQ44 BA12 M_B_DQ45
M_A_A14 BE32 SA_MA13 SA_DQ44 BF9 M_A_DQ45 M_B_A15 BA35 SB_MA14 SB_DQ45 AY10 M_B_DQ46
M_A_A15 BE31 SA_MA14 SA_DQ45 BE5 M_A_DQ46 SB_MA15 SB_DQ46 AV10 M_B_DQ47
SA_MA15 SA_DQ46 [19] M_B_DQSN[7:0] SB_DQ47
BD6 M_A_DQ47 M_B_DQSN0 AD52 AU8 M_B_DQ48
[18] M_A_DQSN[7:0] SA_DQ47 SB_DQSN0 SB_DQ48
M_A_DQSN0 AJ52 BB4 M_A_DQ48 M_B_DQSN1 AU46 BA8 M_B_DQ49
M_A_DQSN1 AP53 SA_DQSN0 SA_DQ48 BC2 M_A_DQ49 M_B_DQSN2 BD48 SB_DQSN1 SB_DQ49 AV6 M_B_DQ50
M_A_DQSN2 AW52 SA_DQSN1 SA_DQ49 AW3 M_A_DQ50 M_B_DQSN3 BD43 SB_DQSN2 SB_DQ50 BA6 M_B_DQ51
M_A_DQSN3 AY46 SA_DQSN2 SA_DQ50 AW2 M_A_DQ51 M_B_DQSN4 AW16 SB_DQSN3 SB_DQ51 AV8 M_B_DQ52
M_A_DQSN4 BD12 SA_DQSN3 SA_DQ51 BB3 M_A_DQ52 M_B_DQSN5 AW10 SB_DQSN4 SB_DQ52 AY8 M_B_DQ53
M_A_DQSN5 BE7 SA_DQSN4 SA_DQ52 BB2 M_A_DQ53 M_B_DQSN6 AW8 SB_DQSN5 SB_DQ53 AU6 M_B_DQ54
M_A_DQSN6 BA3 SA_DQSN5 SA_DQ53 AW4 M_A_DQ54 M_B_DQSN7 AL2 SB_DQSN6 SB_DQ54 AY6 M_B_DQ55
M_A_DQSN7 AT2 SA_DQSN6 SA_DQ54 AW1 M_A_DQ55 BE38 SB_DQSN7 SB_DQ55 AM2 M_B_DQ56
SA_DQSN7 SA_DQ55 [19] M_B_DQSP[7:0] RSVD SB_DQ56
AW39 AU3 M_A_DQ56 M_B_DQSP0 AD53 AM3 M_B_DQ57
[18] M_A_DQSP[7:0] RSVD SA_DQ56 SB_DQS0 SB_DQ57
M_A_DQSP0 AJ53 AU1 M_A_DQ57 M_B_DQSP1 AV46 AK1 M_B_DQ58
M_A_DQSP1 AP52 SA_DQS0 SA_DQ57 AR1 M_A_DQ58 M_B_DQSP2 BE48 SB_DQS1 SB_DQ58 AK4 M_B_DQ59
M_A_DQSP2 AW53 SA_DQS1 SA_DQ58 AR4 M_A_DQ59 M_B_DQSP3 BE43 SB_DQS2 SB_DQ59 AM1 M_B_DQ60
M_A_DQSP3 BA46 SA_DQS2 SA_DQ59 AU2 M_A_DQ60 M_B_DQSP4 AW15 SB_DQS3 SB_DQ60 AM4 M_B_DQ61
M_A_DQSP4 BE12 SA_DQS3 SA_DQ60 AU4 M_A_DQ61 M_B_DQSP5 AW12 SB_DQS4 SB_DQ61 AK2 M_B_DQ62
M_A_DQSP5 BD7 SA_DQS4 SA_DQ61 AR2 M_A_DQ62 M_B_DQSP6 AW6 SB_DQS5 SB_DQ62 AK3 M_B_DQ63
B M_A_DQSP6 BA2 SA_DQS5 SA_DQ62 AR3 M_A_DQ63 CPU VREFSA M3 M_B_DQSP7 AL3 SB_DQS6 SB_DQ63 B
M_A_DQSP7 AT3 SA_DQS6 SA_DQ63 BD38 SB_DQS7
AW40 SA_DQS7 AM6 +SM_VREF R39 1 2 *SJ0603_NC +VREFSA_M3 RSVD
RSVD SM_VREF AR6 +VREFDQ_SA_CPU R37 1 1 2 2 *SJ0603_NC +VREFDQ_SA_M3 BF39
BA40 SA_DIMM_VREFDQ AN6 +VREFDQ_SB_CPU R41 1 1 2 2 *SJ0603_NC +VREFDQ_SB_M3 BE39 RSVD
AY40 RSVD SB_DIMM_VREFDQ 1 2 BF37 RSVD
BA39 RSVD BC53 BE37 RSVD
AY39 RSVD RSVD BD39 RSVD
AV40 RSVD DVT2 CPU VREFDQ M3 BC39 RSVD
AU40 RSVD BC37 RSVD
AV39 RSVD BD37 RSVD
AU39 RSVD RSVD
RSVD
4 OF 12
3 OF 12

A A

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
C0
Haswell 2/5 (DDR3 I/F)
Date: Thursday, May 08, 2014 Sheet 8 of 51
5 4 3 2 1
5 4 3 2 1

09
D D

Haswell Processor (DDI,eDP,FDI)


Layout note: HASWELL_BGA_E
U1L
U1J HASWELL_BGA_E eDP_RCOMP
TL <= 100 mils
TW >= 20 mils
TS >= 25 mils
C25 F15 EDP_AUXN B3_A3 A3
[35] INT_HDMI_TXN2 DDIB_TXN0 EDP_AUXN EDP_AUXN [34] DAISY_CHAIN_NCTF_A3
D25 F14 EDP_AUXP TP_A4 A4
[35] INT_HDMI_TXP2 DDIB_TXP0 EDP_AUXP EDP_AUXP [34] TP118 DAISY_CHAIN_NCTF_A4
A25 E14 EDP_HPD_Q#
[35] INT_HDMI_TXN1 DDIB_TXN1 EDP_HPD
B25 BF51 TP_BF51
[35] INT_HDMI_TXP1 DDIB_TXP1 DAISY_CHAIN_NCTF_BF51 TP123
HDMI C24 C14 EDP_TXN0 BF52 BE52_BF52
[35] INT_HDMI_TXN0 DDIB_TXN2 EDP_TXN0 EDP_TXN0 [34] DAISY_CHAIN_NCTF_BF52
D24 A12 EDP_TXN1 TP_A51 A51 BF53 BE53_BF53
[35] INT_HDMI_TXP0 DDIB_TXP2 EDP_TXN1 EDP_TXN1 [34] TP119 DAISY_CHAIN_NCTF_A51 DAISY_CHAIN_NCTF_BF53
A24 D14 EDP_TXP0 A52_B52 A52
[35] INT_HDMI_TXCN DDIB_TXN3 EDP_TXP0 EDP_TXP0 [34] DAISY_CHAIN_NCTF_A52
B24 B12 EDP_TXP1 A53_B53 A53 C1 C1_C2
[35] INT_HDMI_TXCP DDIB_TXP3 EDP_TXP1 EDP_TXP1 [34] DAISY_CHAIN_NCTF_A53 DAISY_CHAIN_NCTF_C1 C2 C1_C2
C21 AG6 EDP_RCOMP R42 24.9/F_4 DAISY_CHAIN_NCTF_C2 C3 C3_B2
DDIC_TXN0 EDP_RCOMP +1V_VCOMP_OUT DAISY_CHAIN_NCTF_C3
D21 E12 EDP_DISP_UTIL C3_B2 B2
DDIC_TXP0 EDP_DISP_UTIL TP13 DAISY_CHAIN_NCTF_B2
A21 B3_A3 B3 C54 B54_C54
B21 DDIC_TXN1 C12 DAISY_CHAIN_NCTF_B3 DAISY_CHAIN_NCTF_C54 D1 TP_D1
DDIC_TXP1 FDI_TXN0 DAISY_CHAIN_NCTF_D1 TP124
C20 D12 A52_B52 B52
D20 DDIC_TXN2 FDI_TXP0 A14 A53_B53 B53 DAISY_CHAIN_NCTF_B52 D54 TP_D54
DDIC_TXP2 FDI_TXN1 DAISY_CHAIN_NCTF_B53 DAISY_CHAIN_NCTF_D54 TP125
A20 B14 B54_C54 B54
B20 DDIC_TXN3 FDI_TXP1 DAISY_CHAIN_NCTF_B54
DDIC_TXP3
C16
D16 DDID_TXN2 TP_BC1 BC1
DDID_TXP2 TP120 DAISY_CHAIN_NCTF_BC1
C A16 TP_BC54 BC54 C
DDID_TXN3 TP121 DAISY_CHAIN_NCTF_BC54
B16 BE1_BD1 BD1
DDID_TXP3 DAISY_CHAIN_NCTF_BD1

BE54_BD54 BD54
BE1_BD1 BE1 DAISY_CHAIN_NCTF_BD54 AN35
C17 BE2_BF2 BE2 DAISY_CHAIN_NCTF_BE1 RSVD AN37
D17 DDID_TXN0 BE3_BF3 BE3 DAISY_CHAIN_NCTF_BE2 RSVD AF9
A17 DDID_TXP0 BE52_BF52 BE52 DAISY_CHAIN_NCTF_BE3 RSVD AE9
B17 DDID_TXN1 BE53_BF53 BE53 DAISY_CHAIN_NCTF_BE52 RSVD G14
DDID_TXP1 BE54_BD54 BE54 DAISY_CHAIN_NCTF_BE53 RSVD G17
BE2_BF2 BF2 DAISY_CHAIN_NCTF_BE54 RSVD AD45
BE3_BF3 BF3 DAISY_CHAIN_NCTF_BF2 RSVD AG45
TP_BF4 BF4 DAISY_CHAIN_NCTF_BF3 RSVD
TP122 DAISY_CHAIN_NCTF_BF4
10 OF 12

12 OF 12

Level Shift
B B

+1V_VCCIO_OUT

R43
10K_4

EDP_HPD_Q#
3

2
EDP_HPD [34]
Q8
1

2N7002W R44
100K_4

A A

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
C0
Haswell 3/5 (DDI/eDP)
Date: Thursday, May 08, 2014 Sheet 9 of 51
5 4 3 2 1
5 4 3 2 1

+VCCIN +VCCIN
U1F HASWELL_BGA_E

10 AB45
AB46
AB8
AC46
AC47
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
H33
H34
H36
H37
H38
Haswell Processor (POWER)
SVID
AC8 VCC VCC H39
VCC VCC Layout note: +VCCIN
Layout note: Layout note:
AC9 H40
AD46 VCC VCC H42 DC,47W,85A HASWELL_BGA_E
U1E
DC,47W,2.1A need routing
AD8 VCC VCC H43 +V_VDDQ together and ALERT need
AE46 VCC VCC H45 22U/6.3V_8 1 2 C6 B43 J17 between CLK and DATA
VCC VCC VCC RSVD TP14
D AE47 H46 22U/6.3V_8 1 2 C7 B45 J21 D
VCC VCC VCC RSVD TP15
AE8 H48 22U/6.3V_8 1 2 C8 B46 J26
VCC VCC VCC RSVD TP16
AF8 H8 22U/6.3V_8 1 2 C9 B48 J31 C753 10U/6.3V/X6S_8
VCC VCC VCC RSVD TP17
AG46 H9 22U/6.3V_8 1 2 C10 C27 C754 10U/6.3V/X6S_8 VR_SVID_CLK
VCC VCC VCC VR_SVID_CLK [49]
AG8 J10 22U/6.3V_8 1 2 C11 C28 AR29 C755 10U/6.3V/X6S_8
AH46 VCC VCC J14 22U/6.3V_8 1 2 C12 C31 VCC VDDQ AR31
VCC VCC VCC VDDQ SVID CLK
AH47 J19 22U/6.3V_8 1 2 C13 C32 AR33 C756 *10U/6.3V_6_NC Layout note: (50 ohm)
AH8 VCC VCC J24 22U/6.3V_8 1 2 C14 C34 VCC VDDQ AT13 C757 *10U/6.3V_6_NC
AJ45 VCC VCC J29 22U/6.3V_8 1 2 C15 C36 VCC VDDQ AT19 Place PU resistor close to CPU
AJ46 VCC VCC J33 22U/6.3V_8 1 2 C16 C38 VCC VDDQ AT23 C758 2 1 1U/6.3V_4 +1V_VCCIO_OUT
AK46 VCC VCC J36 22U/6.3V_8 1 2 C17 C39 VCC VDDQ AT27 C759 2 1 1U/6.3V_4
AK47 VCC VCC J37 22U/6.3V_8 1 2 C18 C42 VCC VDDQ AT32 C760 2 1 1U/6.3V_4
AK8 VCC VCC J38 22U/6.3V_8 1 2 C19 C43 VCC VDDQ AT36
AL45 VCC VCC J39 22U/6.3V_8 1 2 C20 C45 VCC VDDQ AV37
AL46 VCC VCC J40 22U/6.3V_8 1 2 C21 C46 VCC VDDQ AW22 C761 2 1 *1U/6.3V_4_NC
AL8 VCC VCC J42 22U/6.3V_8 1 2 C22 C48 VCC VDDQ AW25 C762 2 1 *1U/6.3V_4_NC R45
VCC VCC VCC VDDQ (50 ohm)
AL9 J43 22U/6.3V_8 1 2 C23 D27 AW29 C763 2 1 *1U/6.3V_4_NC 130/F_4 SVID DATA
AM46 VCC VCC J45 22U/6.3V_8 1 2 C24 D28 VCC VDDQ AW33
AM47 VCC VCC J46 22U/6.3V_8 1 2 C25 D31 VCC VDDQ AY18 VR_SVID_DATA
VCC VCC VCC VDDQ VR_SVID_DATA [49]
AM8 J48 D32 BB21
AM9 VCC VCC J8 D34 VCC VDDQ BB22
AN10 VCC VCC J9 10U/6.3V/X6S_8 C708 D36 VCC VDDQ BB26
AN12 VCC VCC K38 10U/6.3V/X6S_8 C729 D38 VCC VDDQ BB27 +1V_VCCIO_OUT
AN13 VCC VCC K40 10U/6.3V/X6S_8 C730 D39 VCC VDDQ BB30
AN14 VCC VCC K43 10U/6.3V/X6S_8 C731 D42 VCC VDDQ BB31
AN15 VCC VCC K44 D43 VCC VDDQ BB34
AN16 VCC VCC K45 D45 VCC VDDQ BB36 C819
AN17 VCC VCC K46 1U/6.3V_4 1 2 C732 D46 VCC VDDQ BD22
VCC VCC VCC VDDQ 0.1U/16V/X7R_4 Layout note: +1V_VCCIO_OUT
AN19 K48 1U/6.3V_4 1 2 C733 D48 BD26
C AN20 VCC VCC K8 1U/6.3V_4 1 2 C734 E27 VCC VDDQ BD30 Place PU resistor close to CPU C
AN21 VCC VCC K9 1U/6.3V_4 1 2 C735 E28 VCC VDDQ BD33
VCC VCC VCC VDDQ SVID ALERT
AN23 L37 1U/6.3V_4 1 2 C736 E31 BE18
AN24 VCC VCC L38 1U/6.3V_4 1 2 C737 E32 VCC VDDQ BE22 R49
AN25 VCC VCC L39 1U/6.3V_4 1 2 C738 E34 VCC VDDQ BE26 75/F_4
AN26 VCC VCC L40 1U/6.3V_4 1 2 C739 E36 VCC VDDQ BE30
AN27 VCC VCC L42 1U/6.3V_4 1 2 C740 E38 VCC VDDQ BE33 H_CPU_SVIDALRT# R50 43_4
VCC VCC VCC VDDQ VR_SVID_ALERT# [49]
AN29 L43 1U/6.3V_4 1 2 C741 E39
AN30 VCC VCC L44 1U/6.3V_4 1 2 C742 E42 VCC AN31
VCC VCC VCC RSVD TP18 (50 ohm)
AN32 L46 1U/6.3V_4 1 2 C743 E43 L6 +VCCIN
AN34 VCC VCC L47 1U/6.3V_4 1 2 C744 E45 VCC VCC M6
AN36 VCC VCC L8 1U/6.3V_4 1 2 C745 E46 VCC VCC AN22
VCC VCC VCC RSVD TP19
AN38 M37 1U/6.3V_4 1 2 C746 E48 AN18 100/F_4 R46 +VCCIN
VCC VCC VCC RSVD TP20
AN39 M38 1U/6.3V_4 1 2 C747 F27 Output capability:
AN40 VCC VCC M39 1U/6.3V_4 1 2 C748 F28 VCC C50
AN41 VCC VCC M40 1U/6.3V_4 1 2 C749 F31 VCC VCC_SENSE AH9
VCCSENSE [49] 300mA
AN42 VCC VCC M42 1U/6.3V_4 1 2 C750 F32 VCC RSVD D51 +VCCIO_OUT_R 0_6 R47
VCC VCC VCC VCCIO_OUT +1V_VCCIO_OUT
AN43 M43 1U/6.3V_4 1 2 C751 F34 F17 +VCCIO_PCH_R *0_6_NC R48 +VCCIO_PCH
AN44 VCC VCC M44 F36 VCC FC_F17 AK6
VCC VCC VCC VCOMP_OUT +1V_VCOMP_OUT
AN45 M45 F38 AN33 C68
VCC VCC VCC RSVD TP21
AN46 M46 F39 W9 Output capability: 0.1U/16V/X7R_4
VCC VCC VCC RSVD TP22
AN8 M8 F42 J12
AN9 VCC VCC M9 F43 VCC RSVD AR49
TP23 300mA
VCC VCC VCC RSVD TP24
AP10 N37 F45
AP12 VCC VCC N38 F46 VCC J53 H_CPU_SVIDALRT#
AP13 VCC VCC N39 F48 VCC VIDALERT J52 VR_SVID_CLK
AP14 VCC VCC N40 G27 VCC VIDSCLK J50 VR_SVID_DATA +1.05V +CPU_FC_PW R
AP15 VCC VCC N42 G29 VCC VIDSOUT
AP16 VCC VCC N43 G31 VCC B51
B AP17 VCC VCC N44 G32 VCC VSS F19 CPU_PW R_DEBUG *0_6_NC R600 B
VCC VCC VCC PWR_DEBUG TP25
AP18 N46 G34 E52
AP19 VCC VCC N47 G36 VCC VSS V49
VCC VCC VCC RSVD_TP TP26 CRB is 22uF & 1uF
AP20 N8 G38 U49
AP21 VCC VCC N9 G39 VCC RSVD_TP AM49
TP27
C764 C765
DG is 4.7uF & 0.1uF
VCC VCC VCC RSVD_TP TP28
AP22 P45 G42 W49 *4.7U/6.3V_6_NC *0.1U/16V/X7R_4_NC
VCC VCC VCC RSVD_TP TP29
AP23 P46 G43 V50
AP24 VCC VCC P8 G45 VCC VSS AN49
AP25 VCC VCC R46 G46 VCC VSS AJ49
AP26 VCC VCC R47 G48 VCC VSS AG50
AP27 VCC VCC R8 H11 VCC VSS AK49
AP29 VCC VCC R9 H12 VCC VSS AJ50
AP30 VCC VCC T45 H13 VCC VSS AP49 PCH_PW ROK
VCC VCC VCC VSS PCH_PW ROK [12]
AP31 T46 H14 AB50
AP32 VCC VCC U46 H16 VCC VSS AP50
AP33 VCC VCC U47 H17 VCC VSS AD50
AP34 VCC VCC U8 H18 VCC VSS AM50
AP35 VCC VCC U9 H19 VCC VSS R601
AP36 VCC VCC V45 H20 VCC A36 *2K/F_4_NC
AP37 VCC VCC V46 H21 VCC VCC A38
AP38 VCC VCC V8 H23 VCC VCC A39 CPU_FC_PW ROK Reserve to Broadwell
AP39 VCC VCC W46 H24 VCC VCC A42
AP40 VCC VCC W47 H25 VCC VCC A43
AP41 VCC VCC W8 H26 VCC VCC A45 R602
AP42 VCC VCC Y45 H27 VCC VCC A46 *1K/F_4_NC
VCC VCC VCC VCC R601,R602 Stuff on the Broadwell platform
AP43 Y46 H29 A48
AP44 VCC VCC Y8 +CPU_FC_PW R VCC VCC AA46
AP46 VCC VCC A27 VCC AA47
AP47 VCC VCC A28 D5 VCC AA8
A VCC VCC FC_D5 VCC A
AP8 A31 CPU_FC_PW ROK D3 AA9 +VCCIN
AP9 VCC VCC A32 FC_D3 VCC
AR35 VCC VCC A34 5 OF 12
AR37 VCC VCC B27
AR39 VCC VCC B28
AR41 VCC VCC B31
AR43
AR45
VCC
VCC
VCC
VCC
B32
B34
Quanta Computer Inc.
AR46 VCC VCC B36
H30 VCC VCC B38 PROJECT : AM7
H31 VCC VCC B39 Size Document Number Rev
H32 VCC VCC B42 C0
VCC 6 OF 12 VCC Haswell 4/5 (POWER)
Date: Thursday, May 08, 2014 Sheet 10 of 51
5 4 3 2 1
5 4 3 2 1

HASWELL_BGA_E

11
U1I

BC10 G20 Haswell Processor (GND)


BC12 VSS VSS G23
BC15 VSS VSS G25
BC18 VSS VSS G26 U1H HASWELL_BGA_E
BC22 VSS VSS G30 U1G HASWELL_BGA_E
BC26 VSS VSS G33 AT40 AY50
BC3 VSS VSS G37 A11 AJ48 AT42 VSS VSS AY9 Haswell Processor (CFG,RSVD)
BC30 VSS VSS G40 A15 VSS VSS AJ51 AT43 VSS VSS B11
BC33 VSS VSS G44 A19 VSS VSS AJ54 AT45 VSS VSS B15
BC36 VSS VSS G49 A22 VSS VSS AK48 AT46 VSS VSS B19
BC38 VSS VSS G52 A26 VSS VSS AK5 AT47 VSS VSS B22
BC41 VSS VSS G54 A30 VSS VSS AK50 AT49 VSS VSS B26
D D
BC43 VSS VSS G7 A33 VSS VSS AK7 AT5 VSS VSS B30
BC46 VSS VSS G8 A37 VSS VSS AK9 AT50 VSS VSS B33
BC48 VSS VSS G9 A40 VSS VSS AL1 AT51 VSS VSS B37 U1K HASWELL_BGA_E
BC5 VSS VSS H44 A44 VSS VSS AL4 AT52 VSS VSS B40
BC50 VSS VSS H49 AA1 VSS VSS AL48 AT53 VSS VSS B44 F1
BC52 VSS VSS H7 AA2 VSS VSS AL5 AT54 VSS VSS B49 RSVD_TP E1
BC7 VSS VSS J44 AA3 VSS VSS AL7 AT6 VSS VSS B8 BE4 RSVD_TP A5
BD10 VSS VSS J49 AA4 VSS VSS AM5 AT8 VSS VSS BA13 BD3 RSVD_TP RSVD_TP A6 R53
BD15 VSS VSS J51 AA48 VSS VSS AM51 AT9 VSS VSS BA18 RSVD_TP RSVD_TP 49.9/F_4
BD18 VSS VSS J54 AA5 VSS VSS AM52 AU13 VSS VSS BA22 F6 R54 CFG_RCOMP
BD36 VSS VSS J7 AA7 VSS VSS AM53 AU18 VSS VSS BA25 G6 RSVD_TP CFG_RCOMP Y52 CFG16
VSS VSS VSS VSS VSS VSS RSVD_TP CFG16 TP134
BD41 K1 AB5 AM54 AU22 BA29 V53 CFG18
VSS VSS VSS VSS VSS VSS CFG18 TP135
BD46 K2 AB51 AM7 AU25 BA33 G21 Y51 CFG17
VSS VSS VSS VSS VSS VSS RSVD_TP CFG17 TP136
BD5 K3 AB52 AN1 AU29 BA37 G24 V52 CFG19
VSS VSS VSS VSS VSS VSS RSVD_TP CFG19 TP137
BD51 K4 AB53 AN2 AU33 BA4 R54 49.9/F_4 RSVD30 F21
BE10 VSS VSS K5 AB54 VSS VSS AN3 AU37 VSS VSS BA42 G19 TESTLO_F21 B50
BE15 VSS VSS K6 AB7 VSS VSS AN4 AU42 VSS VSS BA5 F51 VSS RSVD AH49
BE36 VSS VSS K7 AB9 VSS VSS AN48 AU5 VSS VSS BA50 F52 VSS RSVD AM48
BE41 VSS VSS L48 AC48 VSS VSS AN5 AU9 VSS VSS BA51 F22 VSS RSVD AU27
VSS VSS VSS VSS VSS VSS +VCCIN VCC RSVD
BE46 L7 AC5 AN50 AV1 BA52 AU26
BF10 VSS VSS L9 AC50 VSS VSS AN7 AV13 VSS VSS BA53 L52 RSVD BD4
BF12 VSS VSS M48 AC7 VSS VSS AP51 AV18 VSS VSS BA9 L53 RSVD_TP RSVD BC4
BF15 VSS VSS M50 AD48 VSS VSS AP54 AV2 VSS VSS BB10 RSVD_TP RSVD AL6
BF18 VSS VSS M52 AD51 VSS VSS AP7 AV22 VSS VSS BB11 L51 RSVD F8
VSS VSS VSS VSS VSS VSS For CPU debug RSVD_TP RSVD
BF22 M54 AD54 AR12 AV25 BB12
BF26 VSS VSS M7 AD7 VSS VSS AR14 AV29 VSS VSS BB14 RSVD38 F24
VSS VSS VSS VSS VSS VSS TP30 RSVD_TP
BF30 N48 AD9 AR16 AV3 BB15 RSVD39 F25
VSS VSS VSS VSS VSS VSS TP31 RSVD_TP
BF33 N7 AE1 AR18 AV33 BB16 TESTLO F20
C BF36 VSS VSS P1 AE2 VSS VSS AR20 AV4 VSS VSS BB17 TESTLO_F20 C
BF38 VSS VSS P2 AE3 VSS VSS AR24 AV42 VSS VSS BB18 CFG0 AG49 F16
VSS VSS VSS VSS VSS VSS TP32 CFG0 RSVD
BF41 P3 AE4 AR26 AV5 BB20 CFG1 AD49
VSS VSS VSS VSS VSS VSS TP33 CFG1
BF43 P4 AE48 AR48 AV50 BB23 CFG2 AC49
VSS VSS VSS VSS VSS VSS TP34 CFG2
BF46 P48 AE5 AR5 AV9 BB25 R55 CFG3 AE49
VSS VSS VSS VSS VSS VSS TP35 CFG3
BF48 P5 AE50 AR50 AW13 BB28 49.9/F_4 CFG4 Y50
VSS VSS VSS VSS VSS VSS TP36 CFG4
BF7 P50 AE7 AR7 AW18 BB32 CFG5 AB49
VSS VSS VSS VSS VSS VSS TP37 CFG5
C11 P52 AF5 AR8 AW37 BB33 CFG6 V51 G12
VSS VSS VSS VSS VSS VSS TP38 CFG6 RSVD_TP
C15 P54 AF6 AR9 AW42 BB37 CFG7 W51 G10
VSS VSS VSS VSS VSS VSS TP39 CFG7 RSVD_TP
C19 P6 AF7 AT1 AW43 BB38 CFG8 Y49
VSS VSS VSS VSS VSS VSS TP126 CFG8
C22 P7 AG48 AT10 AW45 BB39 CFG9 Y54 H54
VSS VSS VSS VSS VSS VSS TP127 CFG9 VSS
C26 R48 AG5 AT12 AW46 BB41 CFG10 Y53 H53
VSS VSS VSS VSS VSS VSS TP128 CFG10 VSS
C30 R7 AG51 AT15 AW47 BB42 CFG11 W53
VSS VSS VSS VSS VSS VSS TP129 CFG11
C33 T48 AG52 AT16 AW49 BB43 CFG12 U53 H51
VSS VSS VSS VSS VSS VSS TP130 CFG12 VSS
C37 U1 AG53 AT18 AW5 BB44 CFG13 V54 H52
VSS VSS VSS VSS VSS VSS TP131 CFG13 VSS
C4 U2 AG54 AT20 AW50 BB46 CFG14 R53
VSS VSS VSS VSS VSS VSS TP132 CFG14
C40 U3 AG7 AT22 AW51 BB47 CFG15 R52 N51
VSS VSS VSS VSS VSS VSS TP133 CFG15 RSVD
C44 U4 AG9 AT25 AW54 BB48 G53
C49 VSS VSS U48 AH1 VSS VSS AT26 AW9 VSS VSS BB49 L50 RSVD H50
C52 VSS VSS U5 AH2 VSS VSS AT29 AY13 VSS VSS BB5 L49 RSVD RSVD
C8 VSS VSS U50 AH3 VSS VSS AT33 AY22 VSS VSS BB6 E5 RSVD
D11 VSS VSS U52 AH4 VSS VSS AT35 AY25 VSS VSS BB7 RSVD
D15 VSS VSS U54 AH48 VSS VSS AT37 AY29 VSS VSS BB9 11 OF 12
D19 VSS VSS U6 AH5 VSS VSS AT39 AY33 VSS VSS
D22 VSS VSS U7 AH50 VSS VSS AT4 AY37 VSS
D26 VSS VSS V48 AH7 VSS VSS AY42 VSS
D30 VSS VSS V7 VSS 7 OF 12 VSS 8 OF 12
D33 VSS VSS V9
D37 VSS VSS W48
B D40 VSS VSS W50 B
D44 VSS VSS W52
D49 VSS VSS W54
D8 VSS VSS W7
VSS VSS Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board.
E11 Y48
E15 VSS VSS Y7
VSS VSS x1 = Normal operation
E16 Y9 CFG[2] PCI Express Static Lane Reversal CFG2 R56 1K_4
E17 VSS VSS
VSS x0 = Lane numbers reversed
E19 AR22
E20 VSS VSS AB48
VSS VSS x1 = Debug capability is determined by
E21 P9 CFG[3] MSR Privacy Bit Feature IA32_Debug_Interface_MSR (0xC80) CFG3 R57 *1K_4_NC
E22 VSS VSS G18
E24 VSS VSS bit[0] setting
E25 VSS A49
VSS VSS_NCTF x0 = IA32_Debug_Interface_MSR (0xC80)
E26 A50 bit[0]. Default setting overridden
E30 VSS VSS_NCTF A8
E33 VSS VSS_NCTF B4
VSS VSS_NCTF x1 = Disabled
E37 BA1 CFG[4] eDP enable CFG4 R58 1K_4
E40 VSS VSS_NCTF BA54
VSS VSS_NCTF x0 = Enabled
E44 BB1
E49 VSS VSS_NCTF BB54
VSS VSS_NCTF x00 = 1 x8 & 2 x4 PCI Express
E51 BD2
E53 VSS VSS_NCTF BD53 CFG6 R59 *1K_4_NC
VSS VSS_NCTF x01 = reserved
E8 BF49 CFG[6:5] PCI Express Bifurcation
F2 VSS VSS_NCTF BF5 CFG5 R60 1K_4
VSS VSS_NCTF x10 = 2 x8 PCI Express
F26 BF50
F3 VSS VSS_NCTF BF6
VSS VSS_NCTF x11 = 1 x16 PCI Express
F30 C53
F33 VSS VSS_NCTF D2
A VSS VSS_NCTF A
F37 E54
F4 VSS VSS_NCTF F54
F40 VSS VSS_NCTF G1
F44 VSS VSS_NCTF
F49 VSS D50
VSS VSS_SENSE VSSSENSE [49]
F5
G11
G13
VSS
VSS R62 100/F_4
Quanta Computer Inc.
G16 VSS
VSS PROJECT : AM7
9 OF 12 Size Document Number Rev
C0
Haswell 5/5 (CFG/GND)
Date: Thursday, May 08, 2014 Sheet 11 of 51
5 4 3 2 1
5 4 3 2 1

Lynx Point (DMI,FDI,PM)


12 [7] DMI_RXN0
DMI_RXN0
DMI_RXN1
AW22
AR20
U4B

DMI_RXN_0
LPT_PCH_M_EDS

REV = 5
BOMCMB_LPT_PCH_M_EDS/BGA

+3.3V_RUN
PCH PU/PD setting
+3.3V_RUN
[7] DMI_RXN1 DMI_RXN_1 AJ35
DMI_RXN2 AP17 FDI_RXN_0 R763 *10K_4_NC RP4
[7] DMI_RXN2 AV20 DMI_RXN_2 AL35 10 1
DMI_RXN3 SATA_ODD_MD#
[7] DMI_RXN3 DMI_RXN_3 FDI_RXN_1 DGPU_HOLD_RST# 9 2 PCH_GPIO2
R762 10K_4
DMI_RXP0 AY22 AJ36 8 3
[7] DMI_RXP0 DMI_RXP1 AP20 DMI_RXP_0 FDI_RXP_0 PCH_GPIO52 7 4 EXTTS_SNI_DRV1_PCH
[7] DMI_RXP1 DMI_RXP_1 FDI AL36 SYS_RESET# 6 5
DMI_RXP2 AR17 FDI_RXP_1 DGPU_PWR_EN R761 10K_4
D [7] DMI_RXP2 AW20 DMI_RXP_2 AV43 D
DMI_RXP3 DMI R764 *10K_4_NC 10K_10P8R_6
[7] DMI_RXP3 DMI_RXP_3 TP16
DMI_TXN0 BD21 AY45
[7] DMI_TXN0 DMI_TXN1 BE20 DMI_TXN_0 TP5 +3.3V_RUN
[7] DMI_TXN1 DMI_TXN_1 AV45
DMI_TXN2 BD17 TP15 PCI_PIRQA# RP10 2 1 10KX4
[7] DMI_TXN2 DMI_TXN3 BE18 DMI_TXN_2 AW44 PCI_PIRQB# 4 3
[7] DMI_TXN3 DMI_TXN_3 TP10 PCI_PIRQC# 6 5
DMI_TXP0 BB21 AL39 PCI_PIRQD# 8 7
[7] DMI_TXP0 BC20 DMI_TXP_0 FDI_CSYNC FDI_CSYNC [7]
DMI_TXP1
[7] DMI_TXP1 DMI_TXP_1 AL40 HDMI_SCL RP11 3 4 2.2KX2
DMI_TXP2 BB17 FDI_INT FDI_INT [7] HDMI_SDA 1 2
[7] DMI_TXP2 DMI_TXP3 BC18 DMI_TXP_2 AT45 FDI_IREF R752 0_4 +1.5V_RUN
[7] DMI_TXP3 DMI_TXP_3 FDI_IREF
1 2 DMI_IREF BE16 Layout note: AU42 CLKRUN# R95 8.2K_4
+1.5V_RUN
R70 1 2 *SJ0402_NC DMI_IREF TP17
AW17 DMI_RCOMP/DMI_IREF AU44
TP12 (DC resistance routing < 1R) TP13
AV17 BO TL <= 100 mils AR44 FDI_RCOMP R753 7.5K/F_4
TP7 FDI_RCOMP
TL <= 500 mils
R72 7.5K/F_4 DMI_RCOMP AY17 +3.3V_SUS
DMI_RCOMP BO TW >= 3.5 mils
TW = 12-15 mils SUS_PWR_ACK RP12 2 1 10KX2
TS >= 12 mils PM_RI# 4 3
SUS_PWR_ACK R73 1 2 SUSACK#_R R6 C8 DSWVRMEN
DSWVRMEN [13]
*SJ0402_NC 1 2 SUSACK# DSWVRMEN
WAKE# : PCH_BATLOW# R101 8.2K_4
System Power
R74 *0_4_NC SYS_RESET# AM1 L13 PCH_DPWROK R75 2 1 RSMRST# PCH_WAKE# R102 1K_4
[7] CPU_DBR# SYS_RESET# Management DPWROK 2 1 *SJ0402_NC
Check list : 10K PU
1 2 *SJ0402_NC SYS_PWROK AD7 K3 PCH_WAKE# CRB : 1K PU R105 10K_4
[29,38] EC_PWROK
R742 1 2 SYS_PWROK WAKE# PCH_ACPRESENT
1 2 *SJ0402_NC PCH_PWROK F10 AN7 CLKRUN# R108 *100K_4_NC
[29,49] IMVP_PWRGD CLKRUN# [29]
R84 1 2 PWROK CLKRUN#
C [10] PCH_PWROK 1 2 *SJ0402_NC APWROK AB7 U7 SUS_STAT# SYS_PWROK C
(SUS) R110 *10K_4_NC
[29,38] HWPG TP44
R604 1 2 APWROK SUS_STAT#/GPIO61
TP46 PM_DRAM_PWRGD H3 Y6
(SUS) PCH_SUSCLK R76 2 1 *SJ0402_NC PCH_RSMRST# R113 10K_4
[7] PM_DRAM_PWRGD DRAMPWROK SUSCLK/GPIO62 2 1 SUSCLK [13]
TP49 1 2 *SJ0402_NC PCH_RSMRST# J2 Y7 PCH_SLP_S5# R78 2 1 *SJ0402_NC TP50
[29] RSMRST# (SUS) SLP_S5#/GPIO63 SIO_SLP_S5# [29,46]
R77 1 2 RSMRST# 2 1
J4 C6 TP51
SUS_PWR_ACK (SUS) PCH_SLP_S4# R79 2 1 *SJ0402_NC
[29] SUS_PWR_ACK SUSWARN#/SUSPWRNACK/GPIO30 SLP_S4# 2 1 SIO_SLP_S4# [29,46]
EC_PWRBTN# K1 H1 PCH_SLP_S3# R80 2 1 *SJ0402_NC TP52
[29] EC_PWRBTN# PWRBTN# SLP_S3# 2 1 SIO_SLP_S3# [29,46]
R81 1 2 PCH_ACPRESENT E6 (DSW) F3 PCH_SLP_ME#
[29] AC_PRESENT
*SJ0402_NC 1 2
PCH_BATLOW# K7
ACPRESENT/GPIO31
(SUS)
SLP_A#
F1 PCH_SLP_SUS#
TP53
Lynx Point (CRT,PCI,DDI CNTL)
BATLOW#/GPIO72 SLP_SUS# TP54 LPT_PCH_M_EV
U4E BOMCMB_LPT_PCH_M_EDS/BGA
PM_RI# N4 AY3 PM_SYNC
RI# PMSYNCH PM_SYNC [7] T45 REV = 5 R40 HDMI_SCL
AB10 G5 VGA_BLUE DDPB_CTRLCLK HDMI_SCL [35]
TP21 PCH_SLP_LAN#
TP56 TP21 SLP_LAN# TP55 U44 R39 HDMI_SDA
D2 VGA_GREEN DDPB_CTRLDATA HDMI_SDA [35]
PCH_SLP_WLAN# (DSW)
TP57 SLP_WLAN#/GPIO29 V45 R35
VGA_RED DDPC_CTRLCLK
4 OF 11
M43 R36
VGA_DDC_CLK DDPC_CTRLDATA
M45 N40

CRT
VGA_DDC_DATA DDPD_CTRLCLK
N42 N38
VGA_HSYNC DDPD_CTRLDATA
N44
VGA_VSYNC H45
R68 649/F_4 DAC_IREF U40 DDPB_AUXN
DAC_IREF K43
DDPC_AUXN

DISPLAY
U39
B VGA_IRTN J42 B
DDPD_AUXN
EDP_BKLTCTL N36 H43
[34] EDP_BKLTCTL EDP_BKLTCTL DDPB_AUXP

EDP
PLTRST# Buffer [29,34] EDP_BKLTEN
EDP_BKLTEN K36 K45
EDP_BKLTEN DDPC_AUXP
EDP_VDDEN G36 J44
+3.3V_RUN [34] EDP_VDDEN EDP_VDDEN DDPD_AUXP
K40 INT_HDMI_HPD
1 2 *0.1U/16V/X7R_4_NC H20 DDPB_HPD INT_HDMI_HPD [35]
C72 PCI_PIRQA#
PIRQA# K38
DDPC_HPD
5

PCI_PIRQB# L20
2 VCC PIRQB# H39
I0 4 PLTRST# PCI_PIRQC# K17 DDPD_HPD
1 O PLTRST# [20,29,41,42] PIRQC#
PCI_PLTRST#
I1 GND PCI_PIRQD# M20
U6 PIRQD# PCI
G17 PCH_GPIO2
(CORE)
3

*TC7SH08FU_NC DGPU_HOLD_RST# A12 PIRQE#/GPIO2


R100
[20] DGPU_HOLD_RST# GPIO50 (CORE) F17 SATA_ODD_MD#
(CORE) PIRQF#/GPIO3 SATA_ODD_MD# [31]
100K_4 PCH_GPIO52 B13
GPIO52 (CORE) L15 KB_LED_DET
(CORE) PIRQG#/GPIO4 KB_LED_DET [36]
DGPU_PWR_EN C12
[50] DGPU_PWR_EN GPIO54 (CORE) M15 EXTTS_SNI_DRV1_PCH
(CORE) PIRQH#/GPIO5
BBS_BIT1 C10
R103 0_4
TP45 GPIO51 (CORE) AD10 PCI_PME#
PME# TP47
PCH_GPIO53 A10
[13] PCH_GPIO53 GPIO53 (CORE) Y11 PCI_PLTRST#
STP_A16OVR AL6 PLTRST#
[13] STP_A16OVR GPIO55 (CORE)
5 OF 11

A A

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
LPT 1/6 (DMI/FDI/VGA) C0

Date: Thursday, May 08, 2014 Sheet 12 of 51


5 4 3 2 1
5 4 3 2 1

13 +3V_RTC
Lynx Point (RTC,IHDA,SATA,JTAG)
U4A LPT_PCH_M_EDS

REV = 5
BOMCMB_LPT_PCH_M_EDS/BGA

BC8
Lynx Point (LPC,SPI,SMBUS,C-LINK,THERMAL)
U4D LPT_PCH_M_EDS

REV = 5
BOMCMB_LPT_PCH_M_EDS/BGA

RTC_X1 B5 SATA_RXN_0 BE8


RTCX1 SATA_RXP_0 N7 SMBALERT#
(SUS) SMBALERT#/GPIO11
RTC_X2 B4 AW 8 R123 22_4 PCH_LAD0 A20
RTCX2 SATA_TXN_0 AY8 [29,41] LPC_LAD0 LAD_0 R10 SMB_PCH_CLK
SMBus

RTC
R124 SRTC_RST# B9 SATA_TXP_0 R121 22_4 PCH_LAD1 C20 SMBCLK
SRTCRST# BC10 [29,41] LPC_LAD1 LAD_1 U11 SMB_PCH_DAT
1M_4 SATA_RXN_1 SMBDATA
SM_INTRUDER# A8 BE10 R122 22_4 PCH_LAD2 A18

LPC
INTRUDER# SATA_RXP_1 [29,41] LPC_LAD2 LAD_2 N8
(SUS) DRAMRST_CNTRL_PCH
PCH_INVRMEN G10 AV10 R125 22_4 PCH_LAD3 C18 SML0ALERT#/GPIO60
D INTVRMEN SATA_TXN_1 [29,41] LPC_LAD3 LAD_3 D
AW 10 U8 SMB_ME0_CLK
RTC_RST# D9 SATA_TXP_1 R754 22_4 PCH_LFRAME# B21 SML0CLK
RTCRST# [29,41] LPC_LFRAME# LFRAME#

SATA
BB9 R7 SMB_ME0_DAT
SATA_RXN_2 BD9 PCH_DRQ#0 D21 SML0DATA
HDA_BCLK_R B25 SATA_RXP_2 TP58 LDRQ0# H6 PCH_TEMP_ALERT#
HDA_BCLK (SUS) SML1ALERT#/PCHHOT#/GPIO74
AY13 PCH_DRQ#1 G20 (CORE)
A22 SATA_TXN_2 AW 13 TP59 LDRQ1#/GPIO23 K6
ACZ_SYNC_R (SUS) SML1CLK/GPIO58 SMB_ME1_CLK
HDA_SYNC SATA_TXP_2 TP60 AL11
IRQ_SERIRQ
AL10 BC12 [29] IRQ_SERIRQ SERIRQ N11 SMB_ME1_DAT
ACZ_SPKR (SUS)
SPKR SATA_RXN_3 BE12 SML1DATA/GPIO75
HDA_RST#_R C24 SATA_RXP_3
HDA_RST# AR13 AF11 CL_CLK
SATA_TXN_3 CL_CLK TP61

AZALIA
L22 AT13 PCH_SPI_CLK AJ11

SPI
[32] HDA_SDIN0 HDA_SDI0 SATA_TXP_3 [30] PCH_SPI_CLK SPI_CLK AF10 CL_DAT
K22 PCH_SPI_CS0# AJ7 C-Link CL_DATA TP62
HDA_SDI1 BD13 [30] PCH_SPI_CS0# SPI_CS0# AF7
SATA_RXN4 CL_RST#
G22 SATA_RXN4/PERN1 BB13 SATA_RXN4 [31] AL7 CL_RST# TP63
SATA_RXP4
HDA_SDI2 SATA_RXP4/PERP1 SATA_RXP4 [31] SPI_CS1#
SATA HDD
F22 AV15 SATA_TXN4 AJ10
HDA_SDI3 SATA_TXN4/PETN1 AW 15 SATA_TXP4 SATA_TXN4 [31] SPI_CS2# BA45
A24 SATA_TXP4/PETP1 SATA_TXP4 [31] AH1 TP1
HDA_SDO_R PCH_SPI_SI
HDA_SDO BC14 [30] PCH_SPI_SI SPI_MOSI BC45
SATA_RXN5
B17 SATA_RXN5/PERN2 BE14 SATA_RXN5 [31] AH3 Thermal TP2
TP64 PCH_GPIO33 (CORE) SATA_RXP5 PCH_SPI_SO
DOCKEN#/GPIO33 SATA_RXP5/PERP2 SATA_RXP5 [31] [30] PCH_SPI_SO SPI_MISO
SATA ODD BE43
PCH_GPIO13 C22 AP15 SATA_TXN5 PCH_SPI_IO2 AJ4 TP4
HDA_DOCK_RST#/GPIO13 (SUS) SATA_TXN5/PETN2 SATA_TXN5 [31] [30] PCH_SPI_IO2 SPI_IO2
AR15 SATA_TXP5 BE44
SATA_TXP5/PETP2 SATA_TXP5 [31] AJ2 TP3
PCH_SPI_IO3
[30] PCH_SPI_IO3 SPI_IO3 AY43 TD_IREF R126 8.2K_4
AY5 SATA_RCOMP R127 7.5K/F_4 TD_IREF
SATA_RCOMP +1.5V_RUN
AP3 +3.3V_SUS
C SATALED# 3 OF 11 C

TP67 PCH_JTAG_TCK_R AB3 (CORE) SATA0GP/GPIO21 AT1 SATA0GP


JTAG_TCK DRAMRST_CNTRL_PCH 1K_4 R129
TP68 PCH_JTAG_TMS_R AD1 (CORE) SATA1GP/GPIO19 AU2 BBS_BIT0
JTAG_TMS
PCH_JTAG_TDI_R AE2 BD4 SATA_IREF SMBALERT#
JTAG

TP69 R128 0_6 +1.5V_RUN 10K_4 R132


JTAG_TDI SATA_IREF PCH_TEMP_ALERT# 10K_4 R133
TP70 PCH_JTAG_TDO_R AD3
JTAG_TDO TP9
BA2 Layout note: PCH PU/PD setting
+3.3V_RUN
TP25 F8 BB2 SATA_RCOMP/SATA_IREF SMB_ME0_CLK 2.2KX2 1 2 RP15
TP71 TP25 TP8 (DC resistance routing < 0.2R) IRQ_SERIRQ R130 10K_4 SMB_ME0_DAT 3 4
TP138 TP22 C26
TP22
BO TL <= 100 mils Follow SCH CHKRST v2.0 SATA0GP R131 10K_4
TL <= 500 mils Fast Mode -> 499R (Default)
TP20 AB6
TP72 TP20 BO TW >= 4 mils +3.3V_SUS Normal Mode -> 2.2KR
TW = 12-15 mils Leakage Isolation
1 OF 11 TS >= 15 mils
Follow DG v2.2 PCH_GPIO13 R134 10K_4 For DIMMs
PCH_SPI_CS0# R141 *10K_4_NC +3.3V_RUN
+3.3V_SUS
DVT2
Follow SCH CHKRST PCH_JTAG_TMS_R R137 *210/F_4_NC
+3.3V_RUN
PCH_JTAG_TDI_R R138 *210/F_4_NC
HDA EMI v2.0 pg27 PCH_JTAG_TDO_R R139 *210/F_4_NC

4
2

2
4
R578 33_4 HDA_BCLK_R HDA_BITCLK EC42 *10P/50V_4_NC PCH_JTAG_TCK_R R144 *51_4_NC RP13 RP16
[32] HDA_BITCLK
R150 33_4 HDA_RST#_R HDA_SDOUT EC43 *10P/50V_4_NC 2.2KX2 Q13 2.2KX2
[32] HDA_RST#
R151 33_4 HDA_SDO_R 2N7002KDW
[32] HDA_SDOUT 5
R145 33_4 ACZ_SYNC_R
[32] HDA_SYNC
ACZ_SPKR
[32] ACZ_SPKR

3
1

1
3
SMB_PCH_CLK 3 4
SMB_RUN_CLK [18,19,36]
B B
2
PCH STRAPING RTC Circuitry SMB_PCH_DAT 6 1
SMB_RUN_DAT [18,19,36]

Pin Name Usage Sampled Configuration Circuitry


0 = Disable (Int PD) Layout note:
No Reboot PWROK ACZ_SPKR R155 *1K_4_NC +3V_RTC
SPKR 1 = Enable +3.3V_RUN 30mils
PLL On-Die Voltage 0 = Disable R153 20K_4 RTC_RST#
R156 *1K_4_NC Q60
GPIO62 / SUSCLK Regulator Enable RSMRST# 1 = Enable (Int PU) [12] SUSCLK

3
*2N7002W_NC
0 = Top-Block Swap mode C79 2
EC_RTC_RST [29]
GPIO55 Top-Block Swap Override PWROK 1 = Default (Int PU) R159 *1K_4_NC 1U/10V/X5R_4
[12] STP_A16OVR

1
PCH_INVRMEN R160 330K_4 +3.3V_SUS
+3V_RTC
INTVRMEN Integrated VRM Enable 0 = Disable
Always 1 = Enable R714 *330K_4_NC R154 20K_4 SRTC_RST#

4
2
Bit1 Bit0 For EC
GPIO51 Boot BIOS Strap bit 1 PWROK 1 0 Resvered C83 RP14
1 1 SPI BBS_BIT0 R161 10K_4 +3.3V_RUN 1U/10V/X5R_4 2.2KX2 Q14
2N7002KDW
0 0 LPC 5
SATA1GP/GPIO19 Boot BIOS Strap bit 0 PWROK +3.3V_SUS

3
1
Flash Descriptor Security 0 = Security Effect (Int PD) SMB_ME1_CLK 4 3 SMBCLK1
1K_4 R162 HDA_SDO_R SMBCLK1 [29]
HDA_SDO Override / Intel ME Debug Mode PWROK 1 = Can be Override [29] PCH_MELOCK
0 = Disable 2
+3.3V_SUS
A DSWVREN On Die DSW VR Enable Always 1 = Enable R164 330K_4 +3V_RTC CRB : 330 K PU A
[12] DSWVRMEN SMB_ME1_DAT 1 6 SMBDAT1
Must be PU to VCCRTC R165 *330K_4_NC
DG : 390 K PU RTC Clock 32.768KHz SMBDAT1 [29]

GPIO53 DMI AC / DC-Coupling Mode PWROK 0 = DMI is in AC-coupling mode


1 = DMI is in DC-coupling mode (int PU) R628 *1K_4_NC RTC_X1
[12] PCH_GPIO53
C84

2
15P/50V_4
Y1 R163 Quanta Computer Inc.
HDA_DOCK_EN# / DMI TX Termination PWROK 0 = DMI TX is terminated to VSS (int PD) 32.768KHZ 10M_4
1 = DMI TX is terminated to VCC/2. PCH_GPIO33 R629 *1K_4_NC
GPIO33 +3.3V_RUN PROJECT : AM7
1
C85 15P/50V_4 RTC_X2 Size Document Number Rev
LPT 2/6 (SATA/HDA/SPI) C0

Date: Thursday, May 08, 2014 Sheet 13 of 51


5 4 3 2 1
5 4 3 2 1

14 Lynx Point (PCIE,USB3.0,USB2.0)


LPT_PCH_M_EDS
PCH PU/PD setting
U4I BOMCMB_LPT_PCH_M_EDS/BGA

AW 31 B37
AY31 PERN1/USB3RN3 USB2N0 D37 USB2_N0 [39] +3.3V_RUN
PERP1/USB3RP3 USB2P0 USB2_P0 [39] USB3.0 Conn
A38 USB2.0 Port 1 & port 9
USB2N1 USB2_N1 [42] +3.3V_SUS
BE32 C38 USB2.0 CONN / DB is debug port. CLK_PCIE_REQ1# RP21 2 1 10KX2
BC32 PETN1/USB3TN3 USB2P1 A36 USB2_P1 [42] 4 3
CLK_PCIE_REQ2#
PETP1/USB3TP3 USB2N2 C36
D
AT31 USB2P2 A34 CLK_PCIE_REQ3# RP22 2 1 10KX4 CLK_BUF_EXPN RP17 2 1 10KX2
D

AR31 PERN2/USB3RN4 USB2N3 C34 CLK_PEGB_REQ# 4 3 CLK_BUF_EXPP 4 3


PERP2/USB3RP4 USB2P3 B33 CLK_PCIE_REQ4# 6 5 CLK_BUF_CPYCKN RP18 2 1 10KX2
BD33 USB2N4 D33 CLK_PCIE_REQ7# 8 7 CLK_BUF_CPYCKP 4 3
BB33 PETN2/USB3TN4 USB2P4 F31 CLK_BUF_DOT96N RP19 4 3 10KX2
PETP2/USB3TP4 USB2N5 G31 USB2_N5 [39]
USB3.0 Conn / PS CLK_PCIE_REQ6# RP23 2 1 10KX4 CLK_BUF_DOT96P 2 1
USB2P5 K31 USB2_P5 [39] 4 3
CLK_PEGA_REQ# CLK_BUF_CKSSCDN RP20 2 1 10KX2
AW 33 USB2N6 L31 CLK_PCIE_REQ0# 6 5 CLK_BUF_CKSSCDP 4 3
[42] PCIE_RXN3 AY33 PERN_3 USB2P6 G29 8 7
CLK_PCIE_REQ5#
[42] PCIE_RXP3 PERP_3 USB2N7 H29 CLK_BUF_REF14 R194 10K_4
C655 0.1U/16V/X7R_4 PETN_3 BE34 USB2P7 A32
LAN [42] PCIE_TXN3 PETN_3 USB2N8 USB2_N8 [34]
C654 0.1U/16V/X7R_4 PETP_3 BC34 C32 Camera
[42] PCIE_TXP3 PETP_3 USB2P8 A30 USB2_P8 [34]
USB2N9 USB2_N9 [41]
AT33 C30 BT
[41] PCIE_RXN4 AR33 PERN_4 USB2P9 B29 USB2_P9 [41]
[41] PCIE_RXP4 PERP_4 USB2N10 D29
WLAN USB2P10
C656 0.1U/16V/X7R_4 PETN_4 BE36 A28
[41] PCIE_TXN4 PETN_4 USB2N11 USB2_N11 [40]
C657 0.1U/16V/X7R_4 PETP_4 BC36 C28 Card reader
[41] PCIE_TXP4 PETP_4 USB2P11 G26 USB2_P11 [40]

PCIe
AW 36 USB2N12 F26

USB
AV36 PERN_5 USB2P12 F24
PERP_5 USB2N13 G24
BD37 USB2P13
BB37 PETN_5
PETP_5 AR26
AY38 USB3RN1 AP26 USB3_RXN1 [39]
PERN_6 USB3RP1 USB3_RXP1 [39] ext. USB Left
AW 38 BE24
PERP_6 USB3TN1 USB3_TXN1 [39]
BD23
BC38 USB3TP1 AW 26 USB3_TXP1 [39]
BE38 PETN_6 USB3RN2 AV26 USB3_RXN2 [39]

C AT40
PETP_6 USB3RP2
USB3TN2
BD25
BC24
USB3_RXP2 [39]
USB3_TXN2 [39] ext. USB Left Lynx Point (CLOCK) C
PERN_7 USB3TP2 USB3_TXP2 [39]
AT39 AW 29
PERP_7 USB3RN5 AV29 U4C
LPT_PCH_M_EDS
BOMCMB_LPT_PCH_M_EDS/BGA
BE40 USB3RP5 BE26
BC40 PETN_7 USB3TN5 BC26
PETP_7 USB3TP5 AR29 Y43 AB35
USB3RN6 CLKOUT_PCIE_N_0 CLKOUT_PEG_A CLK_PCIE_VGAN [20]
AN38 AP29
AN39 PERN_8 USB3RP6 BD27 Y45 AB36
PERP_8 USB3TN6 BE28 CLKOUT_PCIE_P_0 CLKOUT_PEG_A_P CLK_PCIE_VGAP [20]
BD42 USB3TP6 CLK_PCIE_REQ0# AB1 AF6 CLK_PEGA_REQ#
PETN_8 PCIECLKRQ0#/GPIO73 (SUS) (SUS) PEGA_CLKRQ#/GPIO47 CLK_PEGA_REQ# [20]
BD41 K24 USBCOMP R170 22.6/F_4
PETP_8 USBRBIAS# K26 AA44 Y39
USBRBIAS USBCOMP CLKOUT_PCIE_N_1 CLKOUT_PEG_B
Impedance = 50 Ohm AA42
1 2 PCIE_IREF BE30 M33 CLKOUT_PCIE_P_1 Y38
+1.5V_RUN 1 2 PCIE_IREF TP24 L33
Trace length <= 500 mils CLKOUT_PEG_B_P
R174 *SJ0603_NC CLK_PCIE_REQ1# AF1 (CORE)
TP23 Trace spacing >= 15 mils PCIECLKRQ1#/GPIO18 U4 CLK_PEGB_REQ#
(SUS) PEGB_CLKRQ#/GPIO56
BC30 (SUS) P3 USB_OC0# AB43
TP11 OC0#/GPIO59 USB_OC0# [39] [42] CLK_PCIE_LANN CLKOUT_PCIE_N_2
(SUS) V1 USB_OC1# AF39
OC1#/GPIO40 U2 USB_OC1# [42] AB45 CLKOUT_DMI CLK_CPU_BCLKN [7]
(SUS) USB_OC2#
OC2#/GPIO41 USB_OC2# [39] [42] CLK_PCIE_LANP CLKOUT_PCIE_P_2
BB29 (SUS) P1 USB_OC3# AF40
TP6 OC3#/GPIO42 M3 USB_OC4# 1 2 CLK_PCIE_REQ2# AF3 CLKOUT_DMI_P CLK_CPU_BCLKP [7]
(SUS) OC4#/GPIO43 [42] PCIE_CLKREQ_LAN# 1 2 PCIECLKRQ2#/GPIO20/SMI# (CORE)
(SUS) T1 USB_OC5# R167 *SJ0402_NC AJ40
OC5#/GPIO9 CLKOUT_DP CLK_DPLL_SSCLKN [7]
R179 7.5K/F_4 PCIE_RCOMP BD29 (SUS) N2 USB_OC6# AD43 AJ39
PCIE_RCOMP OC6#/GPIO10 M1 USB_OC7# [41] CLK_PCIE_WLANN AD45 CLKOUT_PCIE_N_3 CLKOUT_DP_P CLK_DPLL_SSCLKP [7]
(SUS) OC7#/GPIO14 [41] CLK_PCIE_WLANP CLKOUT_PCIE_P_3
Layout note: 1 2 CLK_PCIE_REQ3# T3 (SUS) AF35
[41] PCIE_CLKREQ_WLAN# 1 2 PCIECLKRQ3#/GPIO25 CLKOUT_DPNS AF36 CLK_DPLL_NSCLKN [7]
9 OF 11 R166 *SJ0402_NC
PCIE_RCOMP/PCIE_IREF AF43 CLKOUT_DPNS_P CLK_DPLL_NSCLKP [7]
(DC resistance routing < 0.2R) AF45 CLKOUT_PCIE_N_4 AY24 CLK_BUF_EXPN
BO TL <= 100 mils CLK_PCIE_REQ4# V3 CLKOUT_PCIE_P_4 CLKIN_DMI AW 24CLK_BUF_EXPP
PCIECLKRQ4#/GPIO26 (SUS) CLKIN_DMI_P
TL <= 500 mils
AE44 AR24 CLK_BUF_CPYCKN
B
BO TW >= 4 mils AE42 CLKOUT_PCIE_N5 CLKIN_GND AT24 CLK_BUF_CPYCKP B
TW = 12-15 mils CLK_PCIE_REQ5# AA2 CLKOUT_PCIE_P_5
(SUS) CLKIN_GND_P
TS >= 12 mils PCIECLKRQ5#/GPIO44 H33 CLK_BUF_DOT96N
AB40 CLKIN_DOT96N G33 CLK_BUF_DOT96P
+3.3V_SUS AB39 CLKOUT_PCIE_N_6 CLKIN_DOT96P
CLK_PCIE_REQ6# AE4 CLKOUT_PCIE_P_6 BE6 CLK_BUF_CKSSCDN
PCIECLKRQ6#/GPIO45 (SUS) CLKIN_SATA
RP3 BC6 CLK_BUF_CKSSCDP
10 1 USB_OC4# AJ44 CLKIN_SATA_P
USB_OC0# 9 2 USB_OC5# CLKOUT_PCIE_N_7 F45 CLK_BUF_REF14
USB_OC1# 8 3 USB_OC6# AJ42 REFCLK14IN D17 CLK_33M_FB
USB_OC2# 7 4 USB_OC7# CLKOUT_PCIE_P_7 CLKIN_33MHZLOOPBACK
USB_OC3# 6 5 CLK_PCIE_REQ7# Y3 (SUS) AM43 XTAL25_IN
PCIECLKRQ7#/GPIO46 XTAL25_IN AL44 XTAL25_OUT
10K_10P8R_6 AH43 XTAL25_OUT
CLKOUT_ITPXDP C40 CLK_FLEX0
(CORE) CLKOUTFLEX0/GPIO64 TP73
AH45
EMI CLKOUT_ITPXDP_P
(CORE) CLKOUTFLEX1/GPIO65 F38 CLK_FLEX1 TP74
D44
CLK_33M_EC EC36 *10P/50V_4_NC CLKOUT_33MHZ0 F36 CLK_FLEX2
(CORE) CLKOUTFLEX2/GPIO66 TP75
CLK_33M_DEBUG EC37 *10P/50V_4_NC E44
CLK_33M_FB EC38 *10P/50V_4_NC CLKOUT_33MHZ1 F39 CLK_FLEX3
(CORE) CLKOUTFLEX3/GPIO67 TP117
CLK_33M_FB R172 22_4 CLK_33M_PCI2 B42
CLKOUT_33MHZ2 AM45 ICLK_IREF 1 2 R173
ICLK_IREF 1 2 +1.5V_RUN
R175 22_4 CLK_33M_PCI3 F41 *SJ0402_NC
[41] CLK_33M_DEBUG CLKOUT_33MHZ3 AD39
C86 12P/50V/_4
R176 22_4 CLK_33M_PCI4 A40 TP19 AD38
[29] CLK_33M_EC CLKOUT_33MHZ4 TP18
3
4

XTAL25_IN R190 Y2 AN44 ICLK_BIAS R178 7.5K/F_4


XTAL25_OUT 1M_4 DIFFCLK_BIASREF
25MHz CLOCK SIGNAL
R175 For Debug Only, Remove at QT 2 OF 11 CLKOUT_FLEX[2:3] if enabled, must be
programmed to the same clock frequency
1
2

A due to sharing the same internal power rail. A


C87 15P/50V_4

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
LPT 3/6 (PCIE/USB/CLK) C0

Date: Thursday, May 08, 2014 Sheet 14 of 51


5 4 3 2 1
5 4 3 2 1

15 Lynx Point (GPIO,CPU/MISC,NCTF)


U4F LPT_PCH_M_EDS
BOMCMB_LPT_PCH_M_EDS/BGA

BMBUSY# AT8
BMBUSY#/GPIO0 (CORE)
SMC_EXTSMI# F13 (CORE)
[29] SMC_EXTSMI# TACH1/GPIO1
PCIE_MCARD1_DET# A14 (CORE) PCH PU/PD setting
TACH2/GPIO6
D D
G15 CPU/Misc
SIO_EXT_SCI# (CORE)
[29] SIO_EXT_SCI# TACH3/GPIO7 +3.3V_SUS
Y1 (SUS)
GPIO8
LAN_PHY_PW R_CTRL K13 (SUS) LAN_W AKE# RP25 2 1 10KX2
LAN_PHY_PWR_CTRL/GPIO12 AN10 EC_A20GATE LAN_PHY_PW R_CTRL 4 3
AB11 TP14
GPIO15 (SUS) AY1 PCH_PECI
PECI PCH_PECI [29] +3.3V_RUN
SATA_MCARD3_DET# AN2 (CORE)
SATA4GP/GPIO16 AT6 EC_RCIN#
GPIO RCIN# EC_RCIN# [29]
R703 1 2 DGPU_PW ROK_R C14 (CORE) SMC_EXTSMI# RP24 2 1 10KX2
[20,24] DGPU_PW ROK 1 2 TACH0/GPIO17 TP77
*SJ0402_NC AV3 SIO_EXT_SCI# 4 3
PROCPWRGD H_PW RGOOD [7]
BIOS_REC BB4
SCLOCK/GPIO22 (CORE) AV1 PCH_THRMTRIP# R207 390_4 EC_A20GATE RP27 2 1 10KX2
THRMTRIP# PM_THRMTRIP# [7]
Y10 PCH_GPIO39 4 3
DVT2 GPIO24 (SUS) AU4
TP78
PLTRST_PROC# CPU_PLTRST# [7]
LAN_W AKE# R11 BMBUSY# RP26 2 1 10KX4
GPIO27 (DSW) N10 EC_RCIN# 4 3
PCH_GPIO28 AD11 VSS USB_MCARD1_DET# 6 5
TP79 GPIO28 (SUS) SATA_MCARD3_DET# 8 7
GPU_EVENT# D25 2 1 PCH_EVENT# AN6
[23] GPU_EVENT#
SDM10K45-7-F GPIO34 (CORE) RP5 10KX4
USB_MCARD1_DET# AP1 (CORE) PCH_GPIO69 2 1
GPIO35/NMI# PCH_GPIO70 4 3
STR_DMIRX_TERMI AT3 (CORE) PCH_GPIO71 6 5
SATA2GP/GPIO36 PCH_GPIO68 8 7
STR_TLS_CONF AK1 (CORE)
SATA3GP/GPIO37 PCH_GPIO38 R212 *10K_4_NC
C R706 1 2 PCH_GPIO38 AT7 (CORE) DGPU_PW ROK_R R615 10K_4 C
[23] GC6_FB_EN 1 2 SLOAD/GPIO38
*SJ0402_NC PCH_EVENT# R616 10K_4
PCH_GPIO39 AM3 (CORE) A2 PCIE_MCARD1_DET# R206 10K_4
SDATAOUT0/GPIO39 VSS A41
BIOS_RESP AN4 VSS A43
DVT2 SDATAOUT1/GPIO48 (CORE) VSS A44
MODC_EN AK3 VSS B1 SV_DET R223 100K_4
[31] MODC_EN SATA5GP/GPIO49 (CORE) VSS B2
SV_DET U12 VSS B44
GPIO57 (SUS) VSS B45
PCH_GPIO68 C16 VSS BA1
TACH4/GPIO68 (CORE) VSS BC1
PCH_GPIO69 D13 VSS BD1
TACH5/GPIO69 (CORE) VSS BD2
PCH_GPIO70 G13 VSS BD44
TACH6/GPIO70 (CORE) VSS BD45
PCH_GPIO71 H15 VSS BE2
TACH7/GPIO71 (CORE) VSS BE3
VSS D1
BE41 VSS E1
BE5 VSS NCTF VSS E45
C45 VSS VSS A4
A5 VSS VSS
VSS
6 OF 11

B B

PCH Strap
Pin Name Usage Sampled Configuration Ref. Doc. Circuitry

SATA2GP / DMI RX Termination Rising edge 0 = DMI RX is terminated to VSS. PCH EDS v2.3 STR_DMIRX_TERMI R214 10K_4
GPIO36 of PWROK 1 = DMI RX is terminated to VCC/2. SCH CHKLST v2.0 R215 *200K/F_4_NC
+3.3V_RUN

0 = Disable Intel ME Crypto Transport


SATA3GP / TLS Confidentiality Rising edge Layer Security STR_TLS_CONF R216 10K_4
GPIO37 of PWROK PCH EDS v2.3 R217 *200K/F_4_NC
(TLS) cipher suite (no confidentiality). +3.3V_RUN
1 = Enable Intel ME Crypto Transport SCH CHKLST v2.0
Layer Security
(TLS) cipher suite (with confidentiality).

A A
BIOS RECOVERY 0 = Enable BIOS_RESP 0 = BIOS RESP
1 = Disable 1 = Default

BIOS_REC R218 10K_4 +3.3V_RUN BIOS_RESP R220 10K_4 +3.3V_RUN


R222 *0_4_NC R224 *0_4_NC Quanta Computer Inc.
PROJECT : AM7
Size Document Number Rev
C0
LPT 4/6 (GPIO/MISC)
Date: Thursday, May 08, 2014 Sheet 15 of 51
5 4 3 2 1
5 4 3 2 1

16 Lynx Point (Power) +VCCA_DAC_1_2

L1
Layout note:
70mA

*PBY160808T-181Y-N_6_NC
+1.5V_RUN

+1.05V
PCH VCCIO Power
+V1.05S_VCC_EXP
Layout note: Layout note:
C88 *10U/6.3V_6_NC
3.629A Close to pin
Layout note: LPT_PCH_M_EDS AN34,AN35
U4G BOMCMB_LPT_PCH_M_EDS/BGA C89 *0.1U/16V/X7R_4_NC R226 1 2 *SJ_1206
1.312A R10 1 1 2 2 *SJ_1206
+1.05V +V1.05S_PCH_VCC P45 C90 *0.01U/25V_4_NC 1 2
VCCADAC1_5 R618 0_4 C91 C94 C95 C96 C97 C98
AA24 P43 10U/6.3V_6 1U/10V/X5R_4 1U/10V/X5R_4 1U/10V/X5R_4 1U/10V/X5R_4 1U/10V/X5R_4
R227 0_1206 AA26 VCC CRT DAC VSS R619 0_4
VCC Layout note: 13.3mA DVT2
AD20 M31 +V3.3S_ADACBG R228 *0_4_NC
D VCC VCCADACBG3_3 +3.3V_RUN D
C99 10U/6.3V_6 AD22
AD24 VCC C100 *10U/6.3V_6_NC
C101 1U/10V/X5R_4 AD26 VCC BB44
VCC PLL VCCVRM +1V5RUN_VCCVRM
C92 1U/10V/X5R_4 AD28
C93 1U/10V/X5R_4 AE18 VCC FDI
AN34
VCC VCCIO +V1.05S_VCC_EXP
AE20
AE22 VCC AN35
AE24 VCC VCCIO C102 0.1U/16V/X7R_4
AE26 VCC R30
VCC HVCMOS VCC3_3_R30 +3V3RUN_PCH
AG18 R32
AG20 VCC VCC3_3_R32
VCC 98mA (15mils)
AG22 Y12 +1V05_DCPSUS1
VCC DCPSUS1 TP163
AG24
Y26 VCC AJ30
VCC VCCSUS3_3 +3V3S5_PCH

Core
AJ32
VCCSUS3_3
0.476A (30mils) DVT2
5.11/F_4 AJ26 +1V05_DCPSUS3
USB3 DCPSUS3 TP164
+PCH_VCCDSW_R R229 +PCH_VCCDSW U14 AJ28 Layout note: Layout note:
AA18 DCPSUSBYP DCPSUS3 AK20
C103 U18 VCCASW VCCIO AK26
+V1.05S_VCC_EXP 183mA 0.133A + 22mA
VCCASW PLL VCCVRM +1V5RUN_VCCVRM +1.5V_RUN +1V5RUN_VCCVRM +3.3V_RUN +3V3RUN_PCH
1U/10V/X5R_4 Layout note: U20 AK28 C104 *10U/6.3V_6_NC
U22 VCCASW PLL VCCVRM
0.67A U24 VCCASW BE22 R231 1 2 R232 1 2
+1.05V +V1.05M_VCCASW VCCASW PLL VCCVRM +1V5RUN_VCCVRM 1 2 1 2
V18 PCIe/DMI C105 *10U/6.3V_6_NC *SJ0603_NC *SJ0603_NC
V20 VCCASW AK18
VCCASW VCCIO +V1.05S_VCC_EXP
V22 Layout note: Layout note:
R230 1 2 V24 VCCASW AN11
*0_8_SJ_NC 1 2 Y18 VCCASW PLL VCCVRM C106 *10U/6.3V_6_NC
+1V5RUN_VCCVRM 4mA 261mA + 10mA + 15mA
C107 22U/6.3V_6 Y20 VCCASW SATA
AK22 +1.05V +VCCIO_PCH +3.3V_SUS +3V3S5_PCH
DVT2 Y22 VCCASW VCCIO
C108 1U/10V/X5R_4 VCCASW AM18 R233 1 2 R234 1 2
C C109 1U/10V/X5R_4 VCCIO AM20 *SJ0402_NC 1 2 *SJ0603_NC 1 2 C
VCCIO AM22
VCCMPHY VCCIO AP22
VCCIO AR22
VCCIO AT22
VCCIO +V1.05S_VCC_EXP
7 OF 11

+1.05V

Lynx Point (Power)


LPT_PCH_M_EDS
U4H BOMCMB_LPT_PCH_M_EDS/BGA
C839
+3V3S5_PCH 0.1U/16V/X7R_4
+3V3S5_PCH
C110 0.1U/16V/X7R_4
R24 R20 C113 0.1U/16V/X7R_4
DVT2 R26 VCCSUS3_3 VCCSUS3_3 R22
R235 1 2 +V1.05S_VCCAUSB R28 VCCSUS3_3 VCCSUS3_3 C111 0.1U/16V/X7R_4
+1.05V 1 2 VCCSUS3_3 GPIO/LPC
*SJ0603_NC U26
C112 0.1U/16V/X7R_4 VCCSUS3_3 A16
Layout note: VCCDSW 3_3
M24 13mA (10mils)
VSS 15mA AA14 +VCCSST C114 0.1U/16V/X7R_4
U35 DCPSST
VCCUSBPLL PLL AE14
USB

+3V3RUN_PCH VCC3_3 +3V3RUN_PCH


C115 0.1U/16V/X7R_4 L24 AF12 C116 0.01U/25V_4
VCC3_3 VCC3_3 AG14
U30 VCC3_3
VCCIO +V1.05S_VCC_EXP
B V28 B
+V1.05S_VCC_EXP VCCIO
C117 1U/10V/X5R_4 V30 U36 C118 0.1U/16V/X7R_4
Y30 VCCIO VCCIO
VCCIO +3V3S5_PCH Layout note:
28mA (10mils) 10mA
+1V05_DCPSUS2 Y35 Azalia C119 1U/10V/X5R_4
TP165 DCPSUS2
C120 10U/6.3V_6 A26
VCCSUSHDA +3V3S5_PCH
AF34
+1V5RUN_VCCVRM VCCVRM PLL
+3V_RTC
AP45 K8 C121 1U/10V/X5R_4
+V1.05S_PCH_VCC VCC VCCSUS3_3
C122 *10U/6.3V_6_NC C123 0.1U/16V/X7R_4 Layout note:
C124 1U/10V/X5R_4 Y32 A6 C125 0.1U/16V/X7R_4
DVT2
DVT2 C126 1U/10V/X5R_4 VCCCLK VCCRTC 306mA
RTC
+3.3V_RUN R236 1 2+3V3RUN_CLKFLEX M29 P14 +VCCRTCEXT C127 0.1U/16V/X7R_4
1 2 VCCCLK3_3 CLK_FLEX0 DCPRTC P16
*SJ0402_NC
L29 DCPRTC
Layout note: +3V3RUN_CLKFLEX VCCCLK3_3 CLK_FLEX1 +VCCIO_PCH Layout note:
C128 1U/10V/X5R_4 C129 1U/10V/X5R_4
55mA L26 AJ12 C130 0.1U/16V/X7R_4
4mA
+3V3RUN_CLKFLEX VCCCLK3_3 CLK_FLEX2 V_PROC_IO +1.05V +V1.05S_VCCCLKF100 +1.05V +V1.05S_VCC_SSCFF +1.05V +V1.05S_VCCSSCF100
C131 1U/10V/X5R_4 M26 CPU AJ14 C132 0.1U/16V/X7R_4
VCCCLK3_3 CLK_FLEX3 V_PROC_IO
U32 *SJ0402_NC 1 2 R237 Layout note: R240 2 1 R241 2 1 R242 2 1
+3.3V_RUN VCCCLK3_3 1 2 +3.3V_SUS 2 1 2 1 2 1
ICC

V32 AD12 +VCCSPI *SJ0603_NC *SJ0603_NC *SJ0603_NC


VCCCLK3_3 SPI VCCSPI C133 1U/10V/X5R_4
22mA
R239 1 2 +V3.3S_VCC_ASEPCI AD34 DVT2 C136 C137 C138 C833
*SJ0402_NC 1 2 VCCCLK P18 1U/10V/X5R_4 1U/10V/X5R_4 1U/10V/X5R_4 1U/10V/X5R_4
VCC +V1.05S_PCH_VCC
C134 1U/10V/X5R_4 AA30 P20 C135 1U/10V/X5R_4
AA32 VCCCLK VCC
R243 1 2 +VCCCLKF135 VCCCLK L17
+1.05V 1 2 Fuse VCCASW +V1.05M_VCCASW CRB-GR Rev1.5: +1V05
*SJ0603_NC AD35
C139 1U/10V/X5R_4 VCCCLK R18 CRB-GR Rev0.7: +3V3
AG30 VCCASW
VCCCLK Layout note:
AG32
A
DVT2 +V1.05S_VCC_SSCFF VCCCLK 0.306A AW 40 A
VCCVRM +1V5RUN_VCCVRM
AD36
+V1.05S_VCCCLKF100 VCCCLK AK30
VCC3_3 +3V3RUN_PCH
AE30 Thermal C140 0.1U/16V/X7R_4
AE32 VCCCLK AK32
+V1.05S_VCCSSCF100 VCCCLK VCC3_3
8 OF 11

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
LPT 5/6 (POWER) C0

Date: Thursday, May 08, 2014 Sheet 16 of 51


5 4 3 2 1
5 4 3 2 1

17
D
Lynx Point (GND) Lynx Point (GND) D

LPT_PCH_M_EDS LPT_PCH_M_EDS
U4J BOMCMB_LPT_PCH_M_EDS/BGA U4K BOMCMB_LPT_PCH_M_EDS/BGA

AL34 K39 AA16 B19


AL38 VSS VSS L2 AA20 VSS VSS B23
AL8 VSS VSS L44 AA22 VSS VSS B27
AM14 VSS VSS M17 AA28 VSS VSS B31
AM24 VSS VSS M22 AA4 VSS VSS B35
AM26 VSS VSS N12 AB12 VSS VSS B39
AM28 VSS VSS N35 AB34 VSS VSS B7
AM30 VSS VSS N39 AB38 VSS VSS BA40
AM32 VSS VSS N6 AB8 VSS VSS BD11
AM16 VSS VSS P22 AC2 VSS VSS BD15
AN36 VSS VSS P24 AC44 VSS VSS BD19
AN40 VSS VSS P26 AD14 VSS VSS AY36
AN42 VSS VSS P28 AD16 VSS VSS AT43
AN8 VSS VSS P30 AD18 VSS VSS BD31
AP13 VSS VSS P32 AD30 VSS VSS BD35
AP24 VSS VSS R12 AD32 VSS VSS BD39
AP31 VSS VSS R14 AD40 VSS VSS BD7
AP43 VSS VSS R16 AD6 VSS VSS D25
AR2 VSS VSS R2 AD8 VSS VSS AV7
AK16 VSS VSS R34 AE16 VSS VSS F15
AT10 VSS VSS R38 AE28 VSS VSS F20
AT15 VSS VSS R44 AF38 VSS VSS F29
AT17 VSS VSS R8 AF8 VSS VSS F33
C AT20 VSS VSS T43 AG16 VSS VSS BC16 C
AT26 VSS VSS U10 AG2 VSS VSS D4
AT29 VSS VSS U16 AG26 VSS VSS G2
AT36 VSS VSS U28 AG28 VSS VSS G38
AT38 VSS VSS U34 AG44 VSS VSS G44
D42 VSS VSS U38 AJ16 VSS VSS G8
AV13 VSS VSS U42 AJ18 VSS VSS H10
AV22 VSS VSS U6 AJ20 VSS VSS H13
AV24 VSS VSS V14 AJ22 VSS VSS H17
AV31 VSS VSS V16 AJ24 VSS VSS H22
AV33 VSS VSS V26 AJ34 VSS VSS H24
BB25 VSS VSS V43 AJ38 VSS VSS H26
AV40 VSS VSS W2 AJ6 VSS VSS H31
AV6 VSS VSS W44 AJ8 VSS VSS H36
AW2 VSS VSS Y14 AK14 VSS VSS H40
F43 VSS VSS Y16 AK24 VSS VSS H7
AY10 VSS VSS Y24 AK43 VSS VSS K10
AY15 VSS VSS Y28 AK45 VSS VSS K15
AY20 VSS VSS Y34 AL12 VSS VSS K20
AY26 VSS VSS Y36 AL2 VSS VSS K29
AY29 VSS VSS Y40 BC22 VSS VSS K33
AY7 VSS VSS Y8 BB42 VSS VSS BC28
B11 VSS VSS VSS VSS
B15 VSS 11 OF 11
VSS
10 OF 11

B B

A A

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
C0
LPT 6/6 (GND)
Date: Thursday, May 08, 2014 Sheet 17 of 51
5 4 3 2 1
A B C D E

DVT2

18 [8] M_A_A[15:0]
M_A_A0
M_A_A1
98
97
JDIM1A
A0 DQ0
5
7
M_A_DQ4
M_A_DQ5
M_A_DQ[63:0] [8]
+DDR_VTT
+V_VDDQ

75
JDIM1B
44
M_A_A2 96 A1 DQ1 15 M_A_DQ7 C148 1U/6.3V_4 76 VDD1 VSS16 48
M_A_A3 95 A2 DQ2 17 M_A_DQ3 81 VDD2 VSS17 49
M_A_A4 92 A3 DQ3 4 M_A_DQ1 C152 1U/6.3V_4 82 VDD3 VSS18 54
M_A_A5 91 A4 DQ4 6 M_A_DQ0 87 VDD4 VSS19 55
M_A_A6 90 A5 DQ5 16 M_A_DQ2 C154 1U/6.3V_4 88 VDD5 VSS20 60
M_A_A7 86 A6 DQ6 18 M_A_DQ6 93 VDD6 VSS21 61
1 1
M_A_A8 89 A7 DQ7 21 M_A_DQ9 C156 1U/6.3V_4 94 VDD7 VSS22 65
M_A_A9 85 A8 DQ8 23 M_A_DQ12 99 VDD8 VSS23 66
M_A_A10 107 A9 DQ9 33 M_A_DQ15 C769 *1U/6.3V_4_NC
2.48A 100 VDD9 VSS24 71
M_A_A11 84 A10/AP DQ10 35 M_A_DQ11 105 VDD10 VSS25 72
M_A_A12 83 A11 DQ11 22 M_A_DQ13 C770 *1U/6.3V_4_NC 106 VDD11 VSS26 127
M_A_A13 119 A12/BC# DQ12 24 M_A_DQ8 111 VDD12 VSS27 128
A13 DQ13 VDD13 VSS28

PC2100 DDR3 SDRAM SO-DIMM


M_A_A14 80 34 M_A_DQ14 C160 10U/6.3V_6 112 133
M_A_A15 78 A14 DQ14 36 M_A_DQ10 117 VDD14 VSS29 134
A15 DQ15 39 M_A_DQ16 C163 10U/6.3V_6 118 VDD15 VSS30 138
[8] M_A_BS#[2:0] M_A_BS#0 109 DQ16 41 M_A_DQ21 123 VDD16 VSS31 139

PC2100 DDR3 SDRAM SO-DIMM


M_A_BS#1 108 BA0 DQ17 51 M_A_DQ19 124 VDD17 VSS32 144
M_A_BS#2 79 BA1 DQ18 53 M_A_DQ18 VDD18 VSS33 145
114 BA2 DQ19 40 M_A_DQ17 199 VSS34 150
[8] M_A_CS#0 S0# DQ20 +3.3V_RUN VDDSPD VSS35
121 42 M_A_DQ20 151
[8] M_A_CS#1 S1# DQ21 VSS36
101 50 M_A_DQ23 77 155
[8] M_A_CLKP0 CK0 DQ22 +3.3V_RUN NC1 VSS37
103 52 M_A_DQ22 122 156
[8] M_A_CLKN0 CK0# DQ23 NC2 VSS38
102 57 M_A_DQ24 125 161
[8] M_A_CLKP1 CK1 DQ24 NCTEST VSS39
104 59 M_A_DQ26 C166 0.1U/16V/X7R_4 162
[8] M_A_CLKN1 CK1# DQ25 VSS40
73 67 M_A_DQ27 R267 *10K/F_4_NC 198 167
[8] M_A_CKE0 CKE0 DQ26 +3.3V_RUN EVENT# VSS41
74 69 M_A_DQ28 C168 2.2U/6.3V_6 30 168
[8] M_A_CKE1 CKE1 DQ27 RESET# VSS42
115 56 M_A_DQ25 DRAMRST# 172
[8] M_A_CAS# CAS# DQ28 VSS43
110 58 M_A_DQ30 173
SO-DIMMA SPD ADDRESS IS 0XA0 [8] M_A_RAS# RAS# DQ29 VSS44
113 68 M_A_DQ31 +SMDDR_VREF_DQA 1 178
[8] M_A_W E# WE# DQ30 VREF_DQ VSS45
RP6 2 1 10KX2 DIMM0_SA0 197 70 M_A_DQ29 +SMDDR_VREF_CA 126 179
4 3 DIMM0_SA1 201 SA0 DQ31 129 M_A_DQ36 VREF_CA VSS46 184
202 SA1 DQ32 131 M_A_DQ37 VSS47 185
[13,19,36] SMB_RUN_CLK 200 SCL DQ33 141 M_A_DQ34 2 VSS48 189
[13,19,36] SMB_RUN_DAT SDA DQ34 143 M_A_DQ38 3 VSS1 VSS49 190
2 M_A_ODT0 116 DQ35 130 M_A_DQ33 8 VSS2 VSS50 195 2
[8] M_A_ODT0 ODT0 DQ36 VSS3 VSS51
M_A_ODT1 120 132 M_A_DQ32 9 196
[8] M_A_ODT1 ODT1 DQ37 VSS4 VSS52

(204P)
140 M_A_DQ35 C143 C144 13
11 DQ38 142 M_A_DQ39 +SMDDR_VREF_CA 0.01U/25V_4 0.01U/25V_4 14 VSS5
28 DM0 DQ39 147 M_A_DQ41 19 VSS6
46 DM1 DQ40 149 M_A_DQ45 C147 0.1U/16V/X7R_4 20 VSS7 203
DM2 DQ41 VSS8 VTT1 +DDR_VTT
63 157 M_A_DQ47 25 204
DM3 DQ42 VSS9 VTT2

(204P)
136 159 M_A_DQ43 C771 0.1U/16V/X7R_4 26
153 DM4 DQ43 146 M_A_DQ40 31 VSS10 205
170 DM5 DQ44 148 M_A_DQ44 C151 2.2U/6.3V_6 32 VSS11 PAD1 206
187 DM6 DQ45 158 M_A_DQ42 37 VSS12 PAD2
DM7 DQ46 160 M_A_DQ46 38 VSS13 207
[8] M_A_DQSP[7:0] M_A_DQSP0 12 DQ47 163 M_A_DQ49 43 VSS14 HOLE1 208
M_A_DQSP1 29 DQS0 DQ48 165 M_A_DQ48 VSS15 HOLE2
M_A_DQSP2 47 DQS1 DQ49 175 M_A_DQ54
M_A_DQSP3 64 DQS2 DQ50 177 M_A_DQ55 +SMDDR_VREF_DQA 80001-2021
M_A_DQSP4 137 DQS3 DQ51 164 M_A_DQ53 ddr-78279-001-rvs-204p
M_A_DQSP5 154 DQS4 DQ52 166 M_A_DQ52 C159 0.1U/16V/X7R_4 DGMK4000425
M_A_DQSP6 171 DQS5 DQ53 174 M_A_DQ50
M_A_DQSP7 188 DQS6 DQ54 176 M_A_DQ51 C772 0.1U/16V/X7R_4 H = 5.2mm
[8] M_A_DQSN[7:0] M_A_DQSN0 10 DQS7 DQ55 181 M_A_DQ60
M_A_DQSN1 27 DQS#0 DQ56 183 M_A_DQ57 C162 2.2U/6.3V_6
M_A_DQSN2 45 DQS#1 DQ57 191 M_A_DQ63
M_A_DQSN3 62 DQS#2 DQ58 193 M_A_DQ62 C826 2.2U/6.3V_6
M_A_DQSN4 135 DQS#3 DQ59 180 M_A_DQ56 M3 VREF + M1 VREF
M_A_DQSN5 152 DQS#4 DQ60 182 M_A_DQ61
M_A_DQSN6 169 DQS#5 DQ61 192 M_A_DQ58 +V_VDDQ +VREFDQ_SA_M3
M_A_DQSN7 186 DQS#6 DQ62 194 M_A_DQ59
DQS#7 DQ63
3 +V_VDDQ 3
80001-2021 R590 R739
ddr-78279-001-rvs-204p 1K/F_4 0_6 +SMDDR_VREF_DQA
DGMK4000425 C822 0.1U/16V/X7R_4
Place these Caps near So-Dimm1. R589 0_6
H = 5.2mm C823 0.1U/16V/X7R_4

+V_VDDQ C824 0.1U/16V/X7R_4 R591 C705 C704


1K/F_4 0.1U/10V_4 0.1U/10V_4
C145 1U/6.3V_4 C825 0.1U/16V/X7R_4 0.1uF-> CRB-GR v0.7
C146 1U/6.3V_4
0.022uF-> PDG v2.2
R588
C150 1U/6.3V_4 24.9/F_4

C153 1U/6.3V_4

C155 10U/6.3V_6
VREF SA0 M1/M3 Solution
C158 10U/6.3V_6
0_4 DRAMRST#
+V_VDDQ [7] DDR3_DRAMRST# DRAMRST# [19]
C161 10U/6.3V_6 R583

C164 10U/6.3V_6
+VREFSA_M3
C165 10U/6.3V_6 +SMDDR_VREF_CA R586 C701
1K/F_4 *0.1U/16V/X7R_4_NC
C167 2 1 *22U/6.3V_8_NC
4
R585 0_6 4
C169 2 1 *22U/6.3V_8_NC

C170 10U/6.3V_6 R587 C703 C702


1K/F_4 0.1U/10V_4 0.1U/10V_4
C171 10U/6.3V_6 0.1uF-> CRB-GR v0.7

C768 R584
0.022uF-> PDG v2.2 Quanta Computer Inc.
+

24.9/F_4
*220U/2.5V/E15_3528_NC PROJECT : AM7
Size Document Number Rev
C0
DDR3 DIMM1-RVS (4.0H)
Date: Thursday, May 08, 2014 Sheet 18 of 51
A B C D E
5 4 3 2 1

DVT2
Place these Caps near So-Dimm2.

19 [8] M_B_A[15:0]
M_B_A0
M_B_A1
M_B_A2
M_B_A3
98
97
96
95
JDIM2A
A0
A1
A2
DQ0
DQ1
DQ2
5
7
15
17
M_B_DQ5
M_B_DQ4
M_B_DQ3
M_B_DQ2
M_B_DQ[63:0] [8]

+V_VDDQ
JDIM2B
M_B_A4 92 A3 DQ3 4 M_B_DQ0 75 44
M_B_A5 91 A4 DQ4 6 M_B_DQ1 76 VDD1 VSS16 48
M_B_A6 90 A5 DQ5 16 M_B_DQ6 81 VDD2 VSS17 49
M_B_A7 86 A6 DQ6 18 M_B_DQ7 +SMDDR_VREF_CB 82 VDD3 VSS18 54
M_B_A8 89 A7 DQ7 21 M_B_DQ9 87 VDD4 VSS19 55
D D
M_B_A9 85 A8 DQ8 23 M_B_DQ15 C203 0.1U/16V/X7R_4 88 VDD5 VSS20 60
M_B_A10 107 A9 DQ9 33 M_B_DQ13 93 VDD6 VSS21 61
M_B_A11 84 A10/AP DQ10 35 M_B_DQ10 C773 *0.1U/16V/X7R_4_NC 94 VDD7 VSS22 65
M_B_A12 83 A11 DQ11 22 M_B_DQ14 99 VDD8 VSS23 66
M_B_A13 119 A12/BC# DQ12 24 M_B_DQ8 C206 *2.2U/6.3V_6_NC
2.48A 100 VDD9 VSS24 71
M_B_A14 80 A13 DQ13 34 M_B_DQ11 105 VDD10 VSS25 72
M_B_A15 78 A14 DQ14 36 M_B_DQ12 106 VDD11 VSS26 127
A15 DQ15 39 M_B_DQ20 111 VDD12 VSS27 128
[8] M_B_BS#[2:0] DQ16 VDD13 VSS28

PC2100 DDR3 SDRAM SO-DIMM


M_B_BS#0 109 41 M_B_DQ21 112 133

PC2100 DDR3 SDRAM SO-DIMM


M_B_BS#1 108 BA0 DQ17 51 M_B_DQ18 117 VDD14 VSS29 134
M_B_BS#2 79 BA1 DQ18 53 M_B_DQ22 +SMDDR_VREF_DQB 118 VDD15 VSS30 138
114 BA2 DQ19 40 M_B_DQ17 123 VDD16 VSS31 139
[8] M_B_CS#0 S0# DQ20 VDD17 VSS32
121 42 M_B_DQ16 C180 0.1U/16V/X7R_4 124 144
[8] M_B_CS#1 S1# DQ21 VDD18 VSS33
101 50 M_B_DQ19 145
[8] M_B_CLKP0 CK0 DQ22 VSS34
103 52 M_B_DQ23 C774 *0.1U/16V/X7R_4_NC +3.3V_RUN 199 150
[8] M_B_CLKN0 CK0# DQ23 VDDSPD VSS35
102 57 M_B_DQ25 151
[8] M_B_CLKP1 CK1 DQ24 VSS36
104 59 M_B_DQ29 C181 *2.2U/6.3V_6_NC 77 155
[8] M_B_CLKN1 CK1# DQ25 NC1 VSS37
73 67 M_B_DQ30 122 156
[8] M_B_CKE0 CKE0 DQ26 NC2 VSS38
74 69 M_B_DQ26 125 161
[8] M_B_CKE1 CKE1 DQ27 NCTEST VSS39
115 56 M_B_DQ28 162
SO-DIMMA SPD ADDRESS IS 0XA4 [8] M_B_CAS# CAS# DQ28 VSS40
110 58 M_B_DQ24 R273 *10K/F_4_NC 198 167
[8] M_B_RAS# RAS# DQ29 +3.3V_RUN EVENT# VSS41
113 68 M_B_DQ31 30 168
[8] M_B_W E# WE# DQ30 RESET# VSS42
R274 10K/F_4 DIMM1_SA0 197 70 M_B_DQ27 DRAMRST# 172
SA0 DQ31 [18] DRAMRST# VSS43
R275 10K/F_4 DIMM1_SA1 201 129 M_B_DQ36 173
+3.3V_RUN SA1 DQ32 VSS44
202 131 M_B_DQ37 +SMDDR_VREF_DQB 1 178
[13,18,36] SMB_RUN_CLK 200 SCL DQ33 141 M_B_DQ35 126 VREF_DQ VSS45 179
[13,18,36] SMB_RUN_DAT SDA DQ34 +SMDDR_VREF_CB VREF_CA VSS46
143 M_B_DQ38 184
M_B_ODT0 116 DQ35 130 M_B_DQ33 VSS47 185
[8] M_B_ODT0 ODT0 DQ36 VSS48
C M_B_ODT1 120 132 M_B_DQ32 2 189 C
[8] M_B_ODT1 ODT1 DQ37 VSS1 VSS49
140 M_B_DQ39 3 190
11 DQ38 142 M_B_DQ34 8 VSS2 VSS50 195
28 DM0 DQ39 147 M_B_DQ44 9 VSS3 VSS51 196
DM1 DQ40 VSS4 VSS52

(204P)
46 149 M_B_DQ40 C204 C205 13
63 DM2 DQ41 157 M_B_DQ42 0.01U/25V_4 0.01U/25V_4 14 VSS5
DM3 DQ42 VSS6

(204P)
136 159 M_B_DQ43 19
153 DM4 DQ43 146 M_B_DQ45 20 VSS7 203
170 DM5 DQ44 148 M_B_DQ41 25 VSS8 VTT1 204
DM6 DQ45 VSS9 VTT2 +DDR_VTT
187 158 M_B_DQ46 26
DM7 DQ46 160 M_B_DQ47 31 VSS10 205
[8] M_B_DQSP[7:0] M_B_DQSP0 12 DQ47 163 M_B_DQ52 32 VSS11 PAD1 206
M_B_DQSP1 29 DQS0 DQ48 165 M_B_DQ48 37 VSS12 PAD2
M_B_DQSP2 47 DQS1 DQ49 175 M_B_DQ54 38 VSS13 207
M_B_DQSP3 64 DQS2 DQ50 177 M_B_DQ55 43 VSS14 HOLE1 208
M_B_DQSP4 137 DQS3 DQ51 164 M_B_DQ49 VSS15 HOLE2
M_B_DQSP5 154 DQS4 DQ52 166 M_B_DQ53 +DDR_VTT
M_B_DQSP6 171 DQS5 DQ53 174 M_B_DQ50 80001-6021
M_B_DQSP7 188 DQS6 DQ54 176 M_B_DQ51 C183 1U/6.3V_4 ddr-as0a626-uarn-7f-204p
[8] M_B_DQSN[7:0] M_B_DQSN0 10 DQS7 DQ55 181 M_B_DQ61 DGMK4000427
M_B_DQSN1 27 DQS#0 DQ56 183 M_B_DQ56 C185 1U/6.3V_4
M_B_DQSN2 45 DQS#1 DQ57 191 M_B_DQ59
M_B_DQSN3 62 DQS#2 DQ58 193 M_B_DQ62 C187 1U/6.3V_4 H = 9.2mm
M_B_DQSN4 135 DQS#3 DQ59 180 M_B_DQ57
M_B_DQSN5 152 DQS#4 DQ60 182 M_B_DQ60 C189 1U/6.3V_4
M_B_DQSN6 169 DQS#5 DQ61 192 M_B_DQ58
M_B_DQSN7 186 DQS#6 DQ62 194 M_B_DQ63 C191 10U/6.3V_6
DQS#7 DQ63
C193 2 1 *22U/6.3V_8_NC M3 VREF + M1 VREF
B 80001-6021 B
ddr-as0a626-uarn-7f-204p
DGMK4000427 +3.3V_RUN +V_VDDQ +VREFDQ_SB_M3

C196 0.1U/16V/X7R_4
H = 9.2mm
C198 2.2U/6.3V_6 R594 R740 +SMDDR_VREF_DQB
1K/F_4 0_6

R593 0_6
+V_VDDQ

C182 1U/6.3V_4 R595 C706 C707


1K/F_4
C184 1U/6.3V_4 Pleace on the BOT side 0.1U/10V_4
0.1uF-> CRB-GR v0.7
0.1U/10V_4
+3.3V_RUN
C186 1U/6.3V_4
Near to JDIM2 VREF SA1 M1/M3 Solution 0.022uF-> PDG v2.2
R592
C188 1U/6.3V_4 +VREFSA_M3 24.9/F_4
1

+V_VDDQ
C190 10U/6.3V_6 RT2
10K/NTC_4
C192 10U/6.3V_6 R738
R624 0_6 +SMDDR_VREF_CB
2

C194 10U/6.3V_6 1K/F_4


T_DDR
[29] T_DDR
C195 10U/6.3V_6 R623 *0_6_NC
1

A
C197 10U/6.3V_6 A
R759 R625 C776
C199 2 1 *22U/6.3V_8_NC 1.5K/F_4 1K/F_4 0.1U/10V_4 C775
0.1uF-> CRB-GR v0.7 0.1U/10V_4
C200 2 1 *22U/6.3V_8_NC
0.022uF-> PDG v2.2
2

C201 10U/6.3V_6 R622

C202 10U/6.3V_6
24.9/F_4 Quanta Computer Inc.
PROJECT : AM7
Size Document Number Rev
C0
DDR3 DIMM2-RVS (4.0H)
Date: Thursday, May 08, 2014 Sheet 19 of 51
5 4 3 2 1
1 2 3 4 5 6 7 8

+3V_GFX

PEX_IOVDD/Q : 3300mA
+1.05V_GFX

To be placed no further from the GPU


AG19
AG21
AG22
AG24
U14A
N15P-GT
PEX_IOVDD_1
PEX_IOVDD_2
PEX_IOVDD_3
[PEG Interface]
PEX_RX0
PEX_RX0_N
PEX_RX1
AN12
AM12
AN14
AM14
PEG_TXP0_C
PEG_TXN0_C
PEG_TXP1_C
PEG_TXN1_C
C677
C668
C679
C669
2
2
2
2
1
1
1
1
0.22U/16V_4
0.22U/16V_4
0.22U/16V_4
0.22U/16V_4
PEG_TXP0
PEG_TXN0
PEG_TXP1
PEG_TXN1
PEG_TXP0
PEG_TXN0
PEG_TXP1
PEG_TXN1
[7]
[7]
[7]
[7]
[15,24] DGPU_PW ROK
R632

R631
*0_4_NC

0_4
20
than bewteen the PS and GPU AH21 PEX_IOVDD_4 PEX_RX1_N AP14 PEG_TXP2_C C678 2 1 0.22U/16V_4 PEG_TXP2
PEX_IOVDD_5 PEX_RX2 PEG_TXP2 [7]
C212 22U/6.3V_6 AH25 AP15 PEG_TXN2_C C670 2 1 0.22U/16V_4 PEG_TXN2 PEG_TXN2 [7]
PEX_IOVDD_6 PEX_RX2_N

2
C213 22U/6.3V_6 AN15 PEG_TXP3_C C681 2 1 0.22U/16V_4 PEG_TXP3 PEG_TXP3 [7]
C214 22U/6.3V_6 AG13 PEX_RX3 AM15 PEG_TXN3_C C671 2 1 0.22U/16V_4 PEG_TXN3
PEX_IOVDDQ_1 PEX_RX3_N PEG_TXN3 [7]
A C215 22U/6.3V_6 AG15 AN17 PEG_TXP4_C C680 2 1 0.22U/16V_4 PEG_TXP4 PEG_TXP4 [7] PEX_CLKREQ# 1 3 A
PEX_IOVDDQ_2 PEX_RX4 CLK_PEGA_REQ# [14]
C216 10U/6.3V_6 AG16 AM17 PEG_TXN4_C C673 2 1 0.22U/16V_4 PEG_TXN4 PEG_TXN4 [7]
C217 10U/6.3V_6 AG18 PEX_IOVDDQ_3 PEX_RX4_N AP17 PEG_TXP5_C C682 2 1 0.22U/16V_4 PEG_TXP5
PEX_IOVDDQ_4 PEX_RX5 PEG_TXP5 [7]
C218 10U/6.3V_6 AG25 AP18 PEG_TXN5_C C672 2 1 0.22U/16V_4 PEG_TXN5 PEG_TXN5 [7]
C219 10U/6.3V_6 AH15 PEX_IOVDDQ_5 PEX_RX5_N AN18 PEG_TXP6_C C683 2 1 0.22U/16V_4 PEG_TXP6 Q18
PEX_IOVDDQ_6 PEX_RX6 PEG_TXP6 [7] 2N7002W
AH18 AM18 PEG_TXN6_C C674 2 1 0.22U/16V_4 PEG_TXN6 PEG_TXN6 [7]
AH26 PEX_IOVDDQ_7 PEX_RX6_N AN20 PEG_TXP7_C C684 2 1 0.22U/16V_4 PEG_TXP7
PEX_IOVDDQ_8 PEX_RX7 PEG_TXP7 [7]
PLACE NEAR BALLS AH27 AM20 PEG_TXN7_C C675 2 1 0.22U/16V_4 PEG_TXN7 PEG_TXN7 [7]
AJ27 PEX_IOVDDQ_9 PEX_RX7_N AP20
C220 1U/6.3V_4 AK27 PEX_IOVDDQ_10 PEX_RX8 AP21
C221 1U/6.3V_4 AL27 PEX_IOVDDQ_11 PEX_RX8_N AN21
C222 1U/6.3V_4 AM28 PEX_IOVDDQ_12 PEX_RX9 AM21
PEX_IOVDDQ_13 PEX_RX9_N [23] SYS_PEX_RST_MON# +3.3V_RUN +3V_AON
C224 1U/6.3V_4 AN28 AN23
PEX_IOVDDQ_14 PEX_RX10 AM23
PEX_RX10_N AP23
PEX_RX11 +3.3V_RUN
PLACE UNDER BGA AP24
PEX_RX11_N AN24
C225 4.7U/6.3V_4 PEX_RX12 AM24 C223 R630
C227 4.7U/6.3V_4 PEX_RX12_N AN26 74AHC1G09GW 0.1U/10V_4
DVT2 C226 *10K_4_NC
PEX_RX13

5
AM26 U15 0.1U/10V_4
PEX_RX13_N

5
AP26 2 U16
PEX_RX14 [12,29,41,42] PLTRST#
AP27 4 RST_MON# R302 1 2 2
PEX_RX14_N AN27 1 *SJ0402_NC 1 2 4
PEX_RX15 [12] DGPU_HOLD_RST# PEGX_RST# [23]
AM27 1
PEX_RX15_N

3
MC74VHC1G08DFT2G

3
AK14 PEG_RXP0_C C695 2 1 0.22U/16V_4 R304
PEX_TX0 PEG_RXP0 [7]
AJ14 PEG_RXN0_C C685 2 1 0.22U/16V_4 100K_4
PEX_TX0_N PEG_RXN0 [7]
AH14 PEG_RXP1_C C700 2 1 0.22U/16V_4
PEX_TX1 PEG_RXP1 [7] [23] GPU_PEX_RST_HOLD#
B AG14 PEG_RXN1_C C687 2 1 0.22U/16V_4 B
PEX_TX1_N PEG_RXN1 [7]
AK15 PEG_RXP2_C C693 2 1 0.22U/16V_4
PEX_TX2 PEG_RXP2 [7]
AJ15 PEG_RXN2_C C688 2 1 0.22U/16V_4
PEX_TX2_N PEG_RXN2 [7]
AL16 PEG_RXP3_C C696 2 1 0.22U/16V_4
PEX_TX3 PEG_RXP3 [7]
AK16 PEG_RXN3_C C686 2 1 0.22U/16V_4
PEX_TX3_N PEG_RXN3 [7]
AK17 PEG_RXP4_C C694 2 1 0.22U/16V_4
PEX_TX4 PEG_RXP4 [7]
AJ17 PEG_RXN4_C C689 2 1 0.22U/16V_4
PEX_TX4_N PEG_RXN4 [7]
AH17 PEG_RXP5_C C698 2 1 0.22U/16V_4
PEX_TX5 PEG_RXP5 [7]
AC6 AG17 PEG_RXN5_C C690 2 1 0.22U/16V_4
NC_1 PEX_TX5_N PEG_RXN5 [7]
AJ28 AK18 PEG_RXP6_C C699 2 1 0.22U/16V_4
NC_2 PEX_TX6 PEG_RXP6 [7]
AJ4 AJ18 PEG_RXN6_C C692 2 1 0.22U/16V_4
NC_3 PEX_TX6_N PEG_RXN6 [7]
AJ5 AL19 PEG_RXP7_C C697 2 1 0.22U/16V_4
NC_4 PEX_TX7 PEG_RXP7 [7]
AL11 AK19 PEG_RXN7_C C691 2 1 0.22U/16V_4
NC_5 PEX_TX7_N PEG_RXN7 [7]
C15 AK20
D19 NC_6 PEX_TX8 AJ20
D20 NC_7 PEX_TX8_N AH20
D23 NC_8 PEX_TX9 AG20
D26 NC_9 PEX_TX9_N AK21
H31 NC_10 PEX_TX10 AJ21
T8 NC_11 PEX_TX10_N AL22
V32 NC_12 PEX_TX11 AK22
Y1 NC_13 PEX_TX11_N AK23
Y2 NC_14 PEX_TX12 AJ23
Y3 NC_15 PEX_TX12_N AH23
PLACE CLOSE TO BGA AA1 NC_16 PEX_TX13 AG23
AA2 NC_17 PEX_TX13_N AK24
C244 4.7U/6.3V_4 AA3 NC_18 PEX_TX14 AJ24
C245 1U/6.3V_4 AA4 NC_19 PEX_TX14_N AL25
AA5 NC_20 PEX_TX15 AK25
C AA6 NC_21 PEX_TX15_N C
C246 0.1U/10V_4 AA7 NC_22
C782 *0.1U/10V_4_NC AA8 NC_23 AL13
NC_24 PEX_REFCLK CLK_PCIE_VGAP [14]
C783 *0.1U/10V_4_NC AK13 CLK_PCIE_VGAN [14]
PEX_REFCLK_N
DG-06803-001_V04 : R305 is unstuffed
PLACE CLOSE TO GPU BALLS E2703.DSN : R305 is stuffed
AJ26 PEX_TSTCLK R305 *200_4_NC
J8 PEX_TSTCLK_OUT AK26 PEX_TSTCLK#
K8 3V3_AON_1 PEX_TSTCLK_OUT_N
+3V_AON
L8 3V3_AON_2 AJ11
DVT2
+3V_GFX 3V3_MAIN_1 NC
VDD33 : 85mA M8 AJ12 GPU_PEX_RST# R306 1 2 PEGX_RST#
3V3_MAIN_2 PEX_RST_N *SJ0402_NC 1 2

PLACE CLOSE TO BGA AK12 PEX_CLKREQ# R307 10K_4 +3V_AON


PEX_CLKREQ_N
C247 4.7U/6.3V_4
C248 1U/6.3V_4 AP29 PEX_TERMP R308 2.49K/F_4 +1.05V_GFX
PEX_TERMP
R309 0_6
PLACE CLOSE TO GPU BALLS AK11 TESTMODE R310 10K_4
C249 0.1U/10V_4 TESTMODE
C250 0.1U/10V_4
C781 *0.1U/10V_4_NC AG26 PEX_PLLVDD PEX_PLLVDD : 150mA C251 4.7U/6.3V_4 PLACE NEAR GPU
PEX_PLLVDD
AH12 PEX_SVDD_3V3 : 210mA +3V_AON C252 1U/6.3V_4 PLACE NEAR GPU
PEX_PLL_HVDD AG12 0.1U/10V_4 C253
PEX_SVDD_3V3 4.7U/6.3V_4 C254 C255 0.1U/10V_4 PLACE UNDER GPU BALLS
4.7U/6.3V_4 C256
P8 3.3V_AUX
D 3.3V_AUX_NC D
PLACE NEAR BGA

L4
VDD_SENSE VGPU_CORE_SENSE [50]

L5 3.3V_AUX
GND_SENSE VSS_GPU_SENSE [50]
TP141 Quanta Computer Inc.
PROJECT : AM7
Size Document Number Rev
C0
N15P-GT - 1/5 (PCIE)
Date: Thursday, May 08, 2014 Sheet 20 of 51
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

21
U14B U14C
N15P-GT N15P-GT
FBB_CMD0 D13 G9 VMB_DQ0
[27] FBB_CMD0 E14 FBB_CMD0 (FBC_CMD25) FBC_D00 E9 VMB_DQ0 [27]
FBB_CMD1 VMB_DQ1
U30 L28 TP91 F14 FBB_CMD1 (FBC_CMD23) FBC_D01 G8 VMB_DQ1 [27]
FBA_CMD0 VMA_DQ0 FBB_CMD2 VMB_DQ2
[25] FBA_CMD0
FBA_CMD1 T31 FBA_CMD0 (FBA_CMD25) FBA_D00 M29 VMA_DQ1 VMA_DQ0 [25] [27] FBB_CMD2
FBB_CMD3 A12 FBC_CMD2 MEMORY I/F C FBC_D02 F9 VMB_DQ3 VMB_DQ2 [27]
TP92
FBA_CMD2 U29 FBA_CMD1 (FBA_CMD23) [MEMORY I/F A] FBA_D01 L29 VMA_DQ2 VMA_DQ1 [25] [27] FBB_CMD3
FBB_CMD4 B12 FBB_CMD3 (FBC_CMD0) FBC_D03 F11 VMB_DQ4 VMB_DQ3 [27]
[25] FBA_CMD2 FBA_CMD2 FBA_D02 VMA_DQ2 [25] [27,28] FBB_CMD4 FBB_CMD4 (FBC_CMD10) FBC_D04 VMB_DQ4 [27]
FBA_CMD3 R34 M28 VMA_DQ3 FBB_CMD5 C14 G11 VMB_DQ5
[25] FBA_CMD3 FBA_CMD4 R33 FBA_CMD3 (FBA_CMD0) FBA_D03 N31 VMA_DQ4 VMA_DQ3 [25] [27,28] FBB_CMD5 FBB_CMD6 B14 FBB_CMD5 (FBC_CMD26) FBC_D05 F12 VMB_DQ6 VMB_DQ5 [27]
[25,26] FBA_CMD4 U32 FBA_CMD4 (FBA_CMD10) FBA_D04 P29 VMA_DQ4 [25] [27,28] FBB_CMD6 G15 FBB_CMD6 (FBC_CMD14) FBC_D06 G12 VMB_DQ6 [27]
FBA_CMD5 VMA_DQ5 FBB_CMD7 VMB_DQ7
[25,26] FBA_CMD5 U33 FBA_CMD5 (FBA_CMD26) FBA_D05 R29 VMA_DQ5 [25] [27,28] FBB_CMD7 F15 FBC_CMD7 FBC_D07 G6 VMB_DQ7 [27]
FBA_CMD6 VMA_DQ6 FBB_CMD8 VMB_DQ8
[25,26] FBA_CMD6 FBA_CMD6 (FBA_CMD14) FBA_D06 VMA_DQ6 [25] [27,28] FBB_CMD8 FBB_CMD8 (FBC_CMD1) FBC_D08 VMB_DQ8 [27]
FBA_CMD7 U28 P28 VMA_DQ7 FBB_CMD9 E15 F5 VMB_DQ9
[25,26] FBA_CMD7 V28 FBA_CMD7 FBA_D07 J28 VMA_DQ7 [25] [27,28] FBB_CMD9 D15 FBB_CMD9 (FBC_CMD22) FBC_D09 E6 VMB_DQ9 [27]
FBA_CMD8 VMA_DQ8 FBB_CMD10 VMB_DQ10
[25,26] FBA_CMD8 FBA_CMD9 V29 FBA_CMD8 (FBA_CMD1) FBA_D08 H29 VMA_DQ9 VMA_DQ8 [25] [27,28] FBB_CMD10 FBB_CMD11 A14 FBB_CMD10 (FBC_CMD20) FBC_D10 F6 VMB_DQ11 VMB_DQ10 [27]
A [25,26] FBA_CMD9 FBA_CMD9 (FBA_CMD22) FBA_D09 VMA_DQ9 [25] [27,28] FBB_CMD11 FBB_CMD11 (FBC_CMD24) FBC_D11 VMB_DQ11 [27] A
FBA_CMD10 V30 J29 VMA_DQ10 FBB_CMD12 D14 F4 VMB_DQ12
[25,26] FBA_CMD10 FBA_CMD11 U34 FBA_CMD10 (FBA_CMD20) FBA_D10 H28 VMA_DQ11 VMA_DQ10 [25] [27,28] FBB_CMD12 FBB_CMD13 A15 FBB_CMD12 (FBC_CMD18) FBC_D12 G4 VMB_DQ13 VMB_DQ12 [27]
[25,26] FBA_CMD11 U31 FBA_CMD11 (FBA_CMD24) FBA_D11 G29 VMA_DQ11 [25] [27,28] FBB_CMD13 B15 FBB_CMD13 (FBC_CMD9) FBC_D13 E2 VMB_DQ13 [27]
FBA_CMD12 VMA_DQ12 FBB_CMD14 VMB_DQ14
[25,26] FBA_CMD12 V34 FBA_CMD12 (FBA_CMD18) FBA_D12 E31 VMA_DQ12 [25] TP161 C17 FBB_CMD14 (FBC_CMD29) FBC_D14 F3 VMB_DQ14 [27]
FBA_CMD13 VMA_DQ13 FBB_CMD15 VMB_DQ15
[25,26] FBA_CMD13 FBA_CMD14 V33 FBA_CMD13 (FBA_CMD9) FBA_D13 E32 VMA_DQ14 VMA_DQ13 [25] [27,28] FBB_CMD15 FBB_CMD16 D18 FBB_CMD15 (FBC_CMD8) FBC_D15 C2 VMB_DQ16 VMB_DQ15 [27]
TP160 Y32 FBA_CMD14 (FBA_CMD29) FBA_D14 F30 VMA_DQ14 [25] [28] FBB_CMD16 E18 FBB_CMD16 (FBC_CMD27) FBC_D16 D4 VMB_DQ16 [27]
FBA_CMD15 VMA_DQ15 FBB_CMD17 VMB_DQ17
[25,26] FBA_CMD15 AA31 FBA_CMD15 (FBA_CMD8) FBA_D15 C34 VMA_DQ15 [25] TP93 F18 FBB_CMD17 (FBC_CMD15) FBC_D17 D3 VMB_DQ17 [27]
FBA_CMD16 VMA_DQ16 FBB_CMD18 VMB_DQ18
[26] FBA_CMD16 AA29 FBA_CMD16 (FBA_CMD27) FBA_D16 D32 VMA_DQ16 [25] [28] FBB_CMD18 A20 FBB_CMD18 (FBC_CMD11) FBC_D18 C1 VMB_DQ18 [27]
FBA_CMD17 VMA_DQ17 FBB_CMD19 VMB_DQ19
TP94 AA28 FBA_CMD17 (FBA_CMD15) FBA_D17 B33 VMA_DQ17 [25] [28] FBB_CMD19 B20 FBB_CMD19 (FBC_CMD16) FBC_D19 B3 VMB_DQ19 [27]
FBA_CMD18 VMA_DQ18 FBB_CMD20 VMB_DQ20
[26] FBA_CMD18 AC34 FBA_CMD18 (FBA_CMD11) FBA_D18 C33 VMA_DQ18 [25] [27,28] FBB_CMD20 C18 FBB_CMD20 (FBC_CMD28) FBC_D20 C4 VMB_DQ20 [27]
FBA_CMD19 VMA_DQ19 FBB_CMD21 VMB_DQ21
[26] FBA_CMD19 FBA_CMD19 (FBA_CMD16) FBA_D19 VMA_DQ19 [25] [27,28] FBB_CMD21 FBB_CMD21 (FBC_CMD3) FBC_D21 VMB_DQ21 [27]
FBA_CMD20 AC33 F33 VMA_DQ20 FBB_CMD22 B18 B5 VMB_DQ22
[25,26] FBA_CMD20 AA32 FBA_CMD20 (FBA_CMD28) FBA_D20 F32 VMA_DQ20 [25] [27,28] FBB_CMD22 G18 FBB_CMD22 (FBC_CMD17) FBC_D22 C5 VMB_DQ22 [27]
FBA_CMD21 VMA_DQ21 FBB_CMD23 VMB_DQ23
[25,26] FBA_CMD21 AA33 FBA_CMD21 (FBA_CMD3) FBA_D21 H33 VMA_DQ21 [25] [27,28] FBB_CMD23 G17 FBB_CMD23 (FBC_CMD5) FBC_D23 A11 VMB_DQ23 [27]
FBA_CMD22 VMA_DQ22 FBB_CMD24 VMB_DQ24
[25,26] FBA_CMD22 FBA_CMD22 (FBA_CMD17) FBA_D22 VMA_DQ22 [25] [27,28] FBB_CMD24 FBB_CMD24(FBC_CMD4) FBC_D24 VMB_DQ24 [27]
FBA_CMD23 Y28 H32 VMA_DQ23 FBB_CMD25 F17 C11 VMB_DQ25
[25,26] FBA_CMD23 FBA_CMD24 Y29 FBA_CMD23 (FBA_CMD5) FBA_D23 P34 VMA_DQ24 VMA_DQ23 [25] [27,28] FBB_CMD25 FBB_CMD26 D16 FBB_CMD25 (FBC_CMD21) FBC_D25 D11 VMB_DQ26 VMB_DQ25 [27]
[25,26] FBA_CMD24 W 31 FBA_CMD24 (FBA_CMD4) FBA_D24 P32 VMA_DQ24 [25] [27,28] FBB_CMD26 A18 FBB_CMD26 (FBC_CMD6) FBC_D26 B11 VMB_DQ26 [27]
FBA_CMD25 VMA_DQ25 FBB_CMD27 VMB_DQ27
[25,26] FBA_CMD25 Y30 FBA_CMD25 (FBA_CMD21) FBA_D25 P31 VMA_DQ25 [25] [27,28] FBB_CMD27 D17 FBB_CMD27 (FBC_CMD13) FBC_D27 D8 VMB_DQ27 [27]
FBA_CMD26 VMA_DQ26 FBB_CMD28 VMB_DQ28
[25,26] FBA_CMD26 AA34 FBA_CMD26 (FBA_CMD6) FBA_D26 P33 VMA_DQ26 [25] [27,28] FBB_CMD28 A17 FBB_CMD28 (FBC_CMD19) FBC_D28 A8 VMB_DQ28 [27]
FBA_CMD27 VMA_DQ27 FBB_CMD29 VMB_DQ29
[25,26] FBA_CMD27 Y31 FBA_CMD27 (FBA_CMD13) FBA_D27 L31 VMA_DQ27 [25] [27,28] FBB_CMD29 B17 FBB_CMD29 (FBC_CMD12) FBC_D29 C8 VMB_DQ29 [27]
FBA_CMD28 VMA_DQ28 FBB_CMD30 VMB_DQ30
[25,26] FBA_CMD28 FBA_CMD29 Y34 FBA_CMD28 (FBA_CMD19) FBA_D28 L34 VMA_DQ29 VMA_DQ28 [25] [27,28] FBB_CMD30 FBB_CMD31 E17 FBC_CMD30 FBC_D30 B8 VMB_DQ31 VMB_DQ30 [27]
[25,26] FBA_CMD29 Y33 FBA_CMD29 (FBA_CMD12) FBA_D29 L32 VMA_DQ29 [25] FBC_CMD31 (NC) FBC_D31 F24 VMB_DQ31 [27]
FBA_CMD30 VMA_DQ30 TP95 VMB_DQ32
[25,26] FBA_CMD30 V31 FBA_CMD30 FBA_D30 L33 VMA_DQ30 [25] FBC_D32 G23 VMB_DQ32 [28]
FBA_CMD31 VMA_DQ31 VMB_DQ33
TP96 FBA_CMD31 (NC) FBA_D31 AG28 VMA_DQ32 VMA_DQ31 [25] VMB_DM0 E11 FBC_D33 E24 VMB_DQ34 VMB_DQ33 [28]
FBA_D32 AF29 VMA_DQ33 VMA_DQ32 [26] [27] VMB_DM0 VMB_DM1 E3 FBC_DQM0 FBC_D34 G24 VMB_DQ35 VMB_DQ34 [28]
VMA_DM0 P30 FBA_D33 AG29 VMA_DQ34 VMA_DQ33 [26] [27] VMB_DM1 VMB_DM2 A3 FBC_DQM1 FBC_D35 D21 VMB_DQ36 VMB_DQ35 [28]
[25] VMA_DM0 VMA_DM1 F31 FBA_DQM0 FBA_D34 AF28 VMA_DQ35 VMA_DQ34 [26] [27] VMB_DM2 VMB_DM3 C9 FBC_DQM2 FBC_D36 E21 VMB_DQ37 VMB_DQ36 [28]
[25] VMA_DM1 VMA_DM2 F34 FBA_DQM1 FBA_D35 AD30 VMA_DQ36 VMA_DQ35 [26] [27] VMB_DM3 VMB_DM4 F23 FBC_DQM3 FBC_D37 G21 VMB_DQ38 VMB_DQ37 [28]
[25] VMA_DM2 VMA_DM3 M32 FBA_DQM2 FBA_D36 AD29 VMA_DQ37 VMA_DQ36 [26] [28] VMB_DM4 VMB_DM5 F27 FBC_DQM4 FBC_D38 F21 VMB_DQ39 VMB_DQ38 [28]
[25] VMA_DM3 VMA_DM4 AD31 FBA_DQM3 FBA_D37 AC29 VMA_DQ38 VMA_DQ37 [26] [28] VMB_DM5 VMB_DM6 C30 FBC_DQM5 FBC_D39 G27 VMB_DQ40 VMB_DQ39 [28]
[26] VMA_DM4 VMA_DM5 AL29 FBA_DQM4 FBA_D38 AD28 VMA_DQ39 VMA_DQ38 [26] [28] VMB_DM6 VMB_DM7 A24 FBC_DQM6 FBC_D40 D27 VMB_DQ41 VMB_DQ40 [28]
[26] VMA_DM5 VMA_DM6 AM32 FBA_DQM5 FBA_D39 AJ29 VMA_DQ40 VMA_DQ39 [26] [28] VMB_DM7 FBC_DQM7 FBC_D41 G26 VMB_DQ42 VMB_DQ41 [28]
B [26] VMA_DM6 VMA_DM7 AF34 FBA_DQM6 FBA_D40 AK29 VMA_DQ41 VMA_DQ40 [26] FBC_D42 E27 VMB_DQ43 VMB_DQ42 [28] B
[26] VMA_DM7 FBA_DQM7 FBA_D41 AJ30 VMA_DQ42 VMA_DQ41 [26] VMB_WDQS0 D10 FBC_D43 E29 VMB_DQ44 VMB_DQ43 [28]
FBA_D42 AK28 VMA_DQ43 VMA_DQ42 [26] [27] VMB_WDQS0 VMB_WDQS1 D5 FBC_DQS_W P0 FBC_D44 F29 VMB_DQ45 VMB_DQ44 [28]
VMA_WDQS0 M31 FBA_D43 AM29 VMA_DQ44 VMA_DQ43 [26] [27] VMB_WDQS1 VMB_WDQS2 C3 FBC_DQS_W P1 FBC_D45 E30 VMB_DQ46 VMB_DQ45 [28]
[25] VMA_WDQS0 VMA_WDQS1 G31 FBA_DQS_W P0 FBA_D44 AM31 VMA_DQ45 VMA_DQ44 [26] [27] VMB_WDQS2 VMB_WDQS3 B9 FBC_DQS_W P2 FBC_D46 D30 VMB_DQ47 VMB_DQ46 [28]
[25] VMA_WDQS1 VMA_WDQS2 E33 FBA_DQS_W P1 FBA_D45 AN29 VMA_DQ46 VMA_DQ45 [26] [27] VMB_WDQS3 VMB_WDQS4 E23 FBC_DQS_W P3 FBC_D47 A32 VMB_DQ48 VMB_DQ47 [28]
[25] VMA_WDQS2 VMA_WDQS3 M33 FBA_DQS_W P2 FBA_D46 AM30 VMA_DQ47 VMA_DQ46 [26] [28] VMB_WDQS4 VMB_WDQS5 E28 FBC_DQS_W P4 FBC_D48 C31 VMB_DQ49 VMB_DQ48 [28]
[25] VMA_WDQS3 VMA_WDQS4 AE31 FBA_DQS_W P3 FBA_D47 AN31 VMA_DQ48 VMA_DQ47 [26] [28] VMB_WDQS5 VMB_WDQS6 B30 FBC_DQS_W P5 FBC_D49 C32 VMB_DQ50 VMB_DQ49 [28]
[26] VMA_WDQS4 VMA_WDQS5 AK30 FBA_DQS_W P4 FBA_D48 AN32 VMA_DQ49 VMA_DQ48 [26] [28] VMB_WDQS6 VMB_WDQS7 A23 FBC_DQS_W P6 FBC_D50 B32 VMB_DQ51 VMB_DQ50 [28]
[26] VMA_WDQS5 VMA_WDQS6 AN33 FBA_DQS_W P5 FBA_D49 AP30 VMA_DQ50 VMA_DQ49 [26] [28] VMB_WDQS7 FBC_DQS_W P7 FBC_D51 D29 VMB_DQ52 VMB_DQ51 [28]
[26] VMA_WDQS6 VMA_WDQS7 AF33 FBA_DQS_W P6 FBA_D50 AP32 VMA_DQ51 VMA_DQ50 [26] FBC_D52 A29 VMB_DQ53 VMB_DQ52 [28]
[26] VMA_WDQS7 FBA_DQS_W P7 FBA_D51 AM33 VMA_DQ52 VMA_DQ51 [26] VMB_RDQS0 D9 FBC_D53 C29 VMB_DQ54 VMB_DQ53 [28]
FBA_D52 AL31 VMA_DQ53 VMA_DQ52 [26] [27] VMB_RDQS0 VMB_RDQS1 E4 FBC_DQS_RN0 FBC_D54 B29 VMB_DQ55 VMB_DQ54 [28]
VMA_RDQS0 M30 FBA_D53 AK33 VMA_DQ54 VMA_DQ53 [26] [27] VMB_RDQS1 VMB_RDQS2 B2 FBC_DQS_RN1 FBC_D55 B21 VMB_DQ56 VMB_DQ55 [28]
[25] VMA_RDQS0 VMA_RDQS1 H30 FBA_DQS_RN0 FBA_D54 AK32 VMA_DQ55 VMA_DQ54 [26] [27] VMB_RDQS2 VMB_RDQS3 A9 FBC_DQS_RN2 FBC_D56 C23 VMB_DQ57 VMB_DQ56 [28]
[25] VMA_RDQS1 VMA_RDQS2 E34 FBA_DQS_RN1 FBA_D55 AD34 VMA_DQ56 VMA_DQ55 [26] [27] VMB_RDQS3 VMB_RDQS4 D22 FBC_DQS_RN3 FBC_D57 A21 VMB_DQ58 VMB_DQ57 [28]
[25] VMA_RDQS2 VMA_RDQS3 M34 FBA_DQS_RN2 FBA_D56 AD32 VMA_DQ57 VMA_DQ56 [26] [28] VMB_RDQS4 VMB_RDQS5 D28 FBC_DQS_RN4 FBC_D58 C21 VMB_DQ59 VMB_DQ58 [28]
[25] VMA_RDQS3 VMA_RDQS4 AF30 FBA_DQS_RN3 FBA_D57 AC30 VMA_DQ58 VMA_DQ57 [26] [28] VMB_RDQS5 VMB_RDQS6 A30 FBC_DQS_RN5 FBC_D59 B24 VMB_DQ60 VMB_DQ59 [28]
[26] VMA_RDQS4 VMA_RDQS5 AK31 FBA_DQS_RN4 FBA_D58 AD33 VMA_DQ59 VMA_DQ58 [26] [28] VMB_RDQS6 VMB_RDQS7 B23 FBC_DQS_RN6 FBC_D60 C24 VMB_DQ61 VMB_DQ60 [28]
[26] VMA_RDQS5 VMA_RDQS6 AM34 FBA_DQS_RN5 FBA_D59 AF31 VMA_DQ60 VMA_DQ59 [26] [28] VMB_RDQS7 FBC_DQS_RN7 FBC_D61 B26 VMB_DQ62 VMB_DQ61 [28]
[26] VMA_RDQS6 VMA_RDQS7 AF32 FBA_DQS_RN6 FBA_D60 AG34 VMA_DQ61 VMA_DQ60 [26] FBC_D62 C26 VMB_DQ63 VMB_DQ62 [28]
[26] VMA_RDQS7 FBA_DQS_RN7 FBA_D61 AG32 VMA_DQ62 VMA_DQ61 [26] FBC_D63 VMB_DQ63 [28]
FBA_D62 AG33 VMA_DQ63 VMA_DQ62 [26]
AA27 FBA_D63 VMA_DQ63 [26] FBA_CMD2 R323 10K_4 D12
+1.35V_GFX FBVDDQ_1 FBC_CLK0 VMB_CLK0 [27]
AA30 FBA_CMD3 R324 10K_4 E12
AB27 FBVDDQ_2 R30 FBC_CLK0_N E20 VMB_CLK0# [27]
FBA_CMD5 R326 10K_4
FBVDDQ_3 FBA_CLK0 VMA_CLK0 [25] FBC_CLK1 VMB_CLK1 [28]
AB33 R31 FBA_CMD18 R327 10K_4 F20
AC27 FBVDDQ_4 FBA_CLK0_N AB31 VMA_CLK0# [25] FBC_CLK1_N VMB_CLK1# [28]
FBA_CMD19 R328 10K_4
AD27 FBVDDQ_5 FBA_CLK1 AC31 VMA_CLK1 [26] GK107 GM107
PLACE CLOSE TO GPU BALLS
FBVDDQ_6 FBA_CLK1_N VMA_CLK1# [26]
AE27 G14 FBB_DEBUG0_K
AF27 FBVDDQ_7 FBB_CMD32 G20 TP142
C261 1U/10V/X5R_4 GK107 GM107 FBA_DEBUG0 FBB_DEBUG1_K
FBVDDQ_8 FBB_CMD33 TP143
C C262 1U/10V/X5R_4 AG27 R28 FBA_DEBUG0_K FBA_DEBUG1 C12 FBB_DEBUG0 *60.4/F_4_NC R636 C
FBVDDQ_9 FBA_CMD32 TP145 FBB_CMD34 +1.35V_GFX
C263 1U/10V/X5R_4 B13 FBB_DEBUG0 AC28 FBA_DEBUG1_K NC C20 FBB_DEBUG1 *60.4/F_4_NC R635
FBVDDQ_10 FBA_CMD33 TP144 FBB_CMD35
C264 1U/10V/X5R_4 B19 FBB_DEBUG1 R32 FBA_DEBUG0 *60.4/F_4_NC R634 NC
FBVDDQ_12 FBA_CMD34 +1.35V_GFX
C265 1 2 0.1U/16V/X7R_4 E13 NC AC32 FBA_DEBUG1 *60.4/F_4_NC R633
C266 1 2 0.1U/16V/X7R_4 E19 FBVDDQ_13 NC FBA_CMD35 F8
C267 1 2 0.1U/16V/X7R_4 H10 FBVDDQ_15 H26 FBB_W CK01 E8
C268 1 2 0.1U/16V/X7R_4 H11 FBVDDQ_16 FB_VREF FBB_W CK01_N A5
H12 FBVDDQ_17 K31 FBB_W CK23 A6
H13 FBVDDQ_18 FBA_W CK01 L30 FBB_W CK23_N D24
H14 FBVDDQ_19 FBA_W CK01_N H34 FBB_W CK45 D25
FBVDDQ_20 FBA_W CK23 FBB_W CK45_N
WCK only for GDDR5
PLACE CLOSE TO BGA H18 J34 B27
C257 4.7U/6.3V_4 H19 FBVDDQ_23 FBA_W CK23_N AG30 FBB_W CK67 C27
C258 4.7U/6.3V_4 H20 FBVDDQ_24 FBA_W CK45 AG31 FBB_W CK67_N
FBVDDQ_25 FBA_W CK45_N
WCK only for GDDR5
C259 4.7U/6.3V_4 H21 AJ34 FBB_CMD2 R315 10K_4
C260 4.7U/6.3V_4 H22 FBVDDQ_26 FBA_W CK67 AK34 D6 FBB_CMD3 R316 10K_4
C269 10U/6.3V_6 H23 FBVDDQ_27 FBA_W CK67_N FBB_W CKB01 D7 FBB_CMD5 R317 10K_4
C270 10U/6.3V_6 H24 FBVDDQ_28 J30 FBB_WCKBxx are reserved FBB_W CKB01_N C6 FBB_CMD18 R318 10K_4
C271 22U/6.3V_6 H8 FBVDDQ_29 FBA_W CKB01 J31 NC ON : GM108/GM107 FBB_W CKB23 B6 FBB_CMD19 R319 10K_4
C272 22U/6.3V_6 H9 FBVDDQ_30 FBB_WCKBxx FBA_W CKB01_N J32 FBB_W CKB23_N F26
L27 FBVDDQ_31 are reserved FBA_W CKB23 J33 R320 10K_4 USED ON : GK107 FBB_W CKB45 E26
M27 FBVDDQ_32 NC ON : GM108/GM107 FBA_W CKB23_N AH31 FBB_W CKB45_N A26
N27 FBVDDQ_33 FBA_W CKB45 AJ31
DVT2 FBB_W CKB67 A27
FBVDDQ_34 USED ON : GK107 FBA_W CKB45_N +1.05V_GFX FBB_W CKB67_N
P27 AJ32
R27 FBVDDQ_35 FBA_W CKB67 AJ33
FBVDDQ_36 FBA_W CKB67_N C275 close to H27 (under GPU)
T27 FB_PLLAVDD HCB1005KF-330T30 L2 H17 FB_PLLAVDD
T30 FBVDDQ_37 E1 PS_FB_CLAMP FBB_PLL_AVDD
FBVDDQ_38 FB_CLAMP +FB_PLLAVDD : 62mA

2
T33
Y27 FBVDDQ_39 K27 C273 1 2 0.1U/16V/X7R_4 C275
FBVDDQ_44 FB_DLL_AVDD C273 close to K27 (under GPU)
0.1U/16V/X7R_4

1
U27 +1.35V_GFX C276 1 2 0.1U/16V/X7R_4 C276 close to U27 (under GPU)
FBA_PLL_AVDD
B16 F1 FBVDDQ_SENSE
C274 near to GPU
D R638 *0_4_NC C274 22U/6.3V_6 D
E16 FBVDDQ_AON_1 FB_VDDQ_SENSE
H15 FBVDDQ_AON_2 F2 FB_GND_SENSE R639 *0_4_NC
H16 FBVDDQ_AON_3 FB_GND_SENSE
V27 FBVDDQ_AON_4 J27 FB_CAL_PD_VDDQ R321 40.2/F_4
FBVDDQ_AON_5 FB_CAL_PD_VDDQ +1.35V_GFX
W 27
W 30 FBVDDQ_AON_6 H27 FB_CAL_PU_GND R322 42.2/F_4
W 33 FBVDDQ_AON_7 FB_CAL_PU_GND
FBVDDQ_AON_8
FB_CALTERM_GND
H25 FB_CAL_TERM_GND R325 51.1/F_4 Quanta Computer Inc.
PLACE CLOSE TO GPU BALLS
PROJECT : AM7
Size Document Number Rev
C0
N15P-GT - 2/5 (Memory)
Date: Thursday, May 08, 2014 Sheet 21 of 51
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

U14D
N15P-GT

22
AH8 AM6
IFPAB_PLLVDD IFPA_TXC AN6
[IFPA/B_LVDS] IFPA_TXC_N AP3
AG8 IFPA_TXD0 AN3
IFPA_IOVDD IFPA_TXD0_N AN5
AG9 IFPA_TXD1 AM5
IFPB_IOVDD IFPA_TXD1_N AL6
IFPA_TXD2 AK6
IFPA_TXD2_N AJ6
AJ8 IFPA_TXD3 AH6
A A
IFPAB_RSET IFPA_TXD3_N
AJ9
IFPB_TXC AH9
IFPB_TXC_N AP6
IFPB_TXD4 AP5
IFPB_TXD4_N AM7
IFPB_TXD5 AL7
IFPB_TXD5_N AN8
IFPB_TXD6 AM8
IFPB_TXD6_N AK8 R657 *0_4_NC
IFPB_TXD7 AL8 1 2
IFPB_TXD7_N

AF7 AG3 +3.3V_RUN


IFPC_PLLVDD IFPC_AUX_I2CW_SCL AG2
AG7
[IFPC/D_TMDS]IFPC_AUX_I2CW_SDA_N AK1 +3V_GFX
IFPD_PLLVDD IFPC_L0 AJ1
IFPC_L0_N AJ3
IFPC_L1

5
AJ2 +3V_AON U62
IFPC_L1_N AH3 2
IFPC_L2 AH4 4
IFPC_L2_N 3V3_MAIN_PW RGD [50]
AG5 1
AF6 IFPC_L3 AG4
IFPC_IOVDD IFPC_L3_N

1
MC74VHC1G08DFT2G

2
AG6 AK3 R646
IFPD_IOVDD IFPD_AUX_I2CX_SCL AK2 10K/F_4 C818
IFPD_AUX_I2CX_SDA_N AM1 0.1U/16V/X7R_4

1
IFPD_L0 AM2

2
B IFPD_L0_N AM3 B
AF8 IFPD_L1 AM4
IFPC_RSET IFPD_L1_N AL3
AN2 IFPD_RSET IFPD_L2 AL4
NC IFPD_L2_N AK4
GM107 GK107/GK208 IFPD_L3 AK5
IFPD_L3_N

AB8 AB3
IFPEF_PLLVDD IFPE_AUX_I2CY_SCL AB4
[IFPE/F_DP] IFPE_AUX_I2CY_SDA_N AD2
AC7 IFPE_L0 AD3
AC8 IFPE_IOVDD IFPE_L0_N AD1
IFPF_IOVDD IFPE_L1 AC1
IFPE_L1_N AC2
AD6 IFPE_L2 AC3
IFPEF_RSET IFPE_L2_N AC4
IFPE_L3 AC5
IFPE_L3_N
AF3
IFPF_AUX_I2CZ_SCL AF2 XTAL27_IN
IFPF_AUX_I2CZ_SDA_N AE3 XTAL27_OUT
IFPF_L0 Y3
AE4
IFPF_L0_N AF4 3 2
IFPF_L1 AF5 4 1
IFPF_L1_N AD4
IFPF_L2 AD5 27MHZ +-10PPM
IFPF_L2_N AG1
IFPF_L3 AF1 C277 C278
C IFPF_L3_N C
10P/50V_4 8.2p/50V_4

AG10 AK9
DACA_VDD DACA_RED AL10
[DACA/B_CRT] DACA_GREEN AL9
AP9 DACA_BLUE
DACA_VREF
AM9
AP8 DACA_HSYNC AN9
DACA_RSET DACA_VSYNC

R4 I2CA_SCL 1.8K/F_4 R329


I2CA_SCL R5 I2CA_SDA 1.8K/F_4 R330
DVT2 I2CA_SDA
PLACE CLOSE TO GPU PLACE CLOSE TO BALLS

+1.05V_GFX L3 HCB1005KF-330T30 NV_PLLVDD AD8


PLLVDD
2

PLLVDD : 200mA
C279 C280
22U/6.3V_6 0.1U/16V/X7R_4
1

Reserve
+3V_AON
PLLVDD AE8
SP_PLLVDD
DVT2 XTAL_OUTBUFF R640 *10K_4_NC
C283 Close to AE8
C284 Close to AD7 AD7 H3 XTAL27_IN
D XTAL_IN D
+1.05V_GFX L4 HCB1005KF-181T15 H2 XTAL27_OUT
VID_PLLVDD XTAL_OUT J4 XTAL_OUTBUFF RP28 2 1 10KX2
[XTAL IN] XTAL_OUTBUFF
2

H1 XTAL_SSIN 4 3
XTAL_SSIN
2

C281 C282 C283


22U/6.3V_6 4.7U/6.3V_4 C284
1

0.1U/16V/X7R_4 0.1U/16V/X7R_4
Quanta Computer Inc.
1

PROJECT : AM7
Size Document Number Rev
C0
N15P-GT - 3/5 (Display)
Date: Thursday, May 08, 2014 Sheet 22 of 51
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

U14E +3V_AON 4.99K/F_4: CS24992FB26 RES CHIP 4.99K 1/16W +1%(0402)


N15P-GT STRAP0 10K/F_4: CS31002FB26 RES CHIP 10K 1/16W +1% (0402)

23
DG : STUFF 50KΩ PU TO 3.3V_AON
15K/F_4: CS31502FB24 RES CHIP 15K 1/16W +1% (0402)
[MIOA] 20K/F_4: CS32002FB29 RES CHIP 20K 1/16W +-1%(0402)

2
24.9K/F_4: CS32492FB16 RES CHIP 24.9K 1/16W +-1%(0402)
R349 R335 R350 R336 30.1K/F_4: CS33012FB18 RES CHIP 30.1K 1/16W +-1%(0402)
R334 *45.3K/F_4_NC *15K/F_4_NC *34.8K/F_4_NC *20K/F_4_NC 34.8K/F_4: CS33482FB22 RES CHIP 34.8K 1/16W +-1% (0402)
49.9K/F_4 45.3K/F_4: CS34532FB18 RES CHIP 45.3K 1/16W +-1% (0402)
Logical Strap Bit Mapping

1
STRAP0
+3V_AON STRAP1
10KX2 STRAP2
RP30 2 1 VGA_OVT# STRAP3
A 4 3 ALERT STRAP4 A

10K_4 R337 GPU_EVENT# R342 R343 R353 R354 R355


*4.99K/F_4_NC *4.99K/F_4_NC *24.9K/F_4_NC *4.99K/F_4_NC *45.3K/F_4_NC
100K_4 1 2 R352 VGA_PW R_LEVEL

10K_4 R344 +3V_MAIN_EN

10K_4 R345 SYS_PEX_RST_MON# Default: Hynix 4G VRAM


10K_4 R346 GPU_PEX_RST_HOLD# Vendor Q : P/N Mfr. P/N ROM_SI
2 1 MEM_VREF_CTL Hynix
*100K_4_NC R651 (1.35V) H5TC4G63AFR-11C
Check 0011 20K PD
:PD100K Ω CRB:
DG: :PU 100K Ω Micron
(1.35V) MT41J256M16HA-093G:E
MEM_VREF_CTL 2 1 [MIOB] 0100 24.9K PD
*100K_4_NC R652 Samsung
(1.35V) K4W4G1646D-BC1A
0101 30.1K PD
GC6_FB_EN R357 10K_4
+3V_GFX

N15P-GT device ID= 0x1391


R347 R348 R333 Netname N15P-GT
B *4.99K/F_4_NC *4.99K/F_4_NC *10K/F_4_NC B

ROM_SCLK 4.99K PD 0000


ROM_SI
ROM_SO
ROM_SCLK ROM_SO 4.99K PD 0000
R339 R340 R341 STRAP0 45.3K PU
20K/F_4 4.99K/F_4 4.99K/F_4

TP99 JTAG_TCK AM10 P6


JTAG_TCK GPIO0 GC6_FB_EN [15]
TP100 JTAG_TMS AP11 M3 TP148
TP101 JTAG_TDI AM11 JTAG_TMS [MISC_GPIO/I2C/JTAG/THER] GPIO1 L6 TP149
TP102 JTAG_TDO AP12 JTAG_TDI GPIO2 P5 TP150
TP146 JTAG_TRST# AN11 JTAG_TDO GPIO3 P7 TP151
JTAG_TRST_N GPIO4 L7 +3V_MAIN_EN
GPIO5 +3V_MAIN_EN [50]
M7 GPU_EVENT# GPU_EVENT# [15]
1.8K/F_4 R359 I2CB_SCL R7 GPIO6 N8 TP147
1.8K/F_4 R360 I2CB_SDA R6 I2CB_SCL GK107/GK208/GF117 GPIO7
I2CB_SDA L3
GPIO8 SYS_PEX_RST_MON# [20]
NC
PEGX_RST# [20]
1.8K/F_4 R361 I2CC_SCL R2
I2CC_SCL

2
1.8K/F_4 R362 I2CC_SDA R3 M2 ALERT
C I2CC_SDA GPIO9 L1 MEM_VREF_CTL C
GPIO10 M5 VGA_OVT# 1 3
GPIO11 DGPU_PW M_VID [50] DGPU_OVT# [38]
GFX_SCL T4 N3 VGA_PW R_LEVEL VGA_PW R_LEVEL [29,50]
GFX_SDA T3 I2CS_SCL GPIO12 M4
I2CS_SDA GPIO13 DGPU_PSI [50]
N4 Q21
GPIO14 P2 R363 10K_4
Reserve PU/PD for Debug +3V_AON *2N7002K_NC
GPIO15 +3V_AON
K4 R8
K3 THERMDN GPIO16 M6
THERMDP GPIO17
GPIO 14/15/17/18/19 unuse PD ?
R1 Check NV
GPIO18 P3 JTAG_TMS R641 *10K_4_NC
GPIO19 P4 JTAG_TDI R642 *10K_4_NC
GPIO20 P1 JTAG_TCK R643 *10K_4_NC
GPIO21 GPU_PEX_RST_HOLD# [20] JTAG_TCK need PD 270 Ω to GND

H4 ROM_SCLK JTAG_TRST# R356 10K_4 +3V_AON GFx SMBus Isolation


STRAP0 J2 ROM_SCLK H6
STRAP1 J7 STRAP0 [MISC2_ROM] ROM_CS_N H5 ROM_SI
STRAP2 J6 STRAP1 ROM_SI H7 ROM_SO +3V_GFX
STRAP2 ROM_SO

4
2
STRAP3 J5
STRAP4 J3 STRAP3 RP29
STRAP4 Q23
2.2KX2
2N7002KDW
L2 GPU_BUFRST R655 *10K_4_NC 5
MULTISTRAP_REF_GND J1 BUFRST_N

3
1
MULTISTRAP_REF_GND GFX_SCL 4 3
GK107/GF117 GM107/GM108/GK208 SMBCLK3 [29,38]
M1 VGA_OVT# D2
1.35V_GFX_EN
R364 GPIO8 OVERT 2
40.2K/F_4 GC6_FB_EN 1
D D
GFX_SDA 1 6
3 SMBDAT3 [29,38]
1.35V_GFX_EN [50]

[50] DGPU_VC_EN 2
1
BAT54CW R656
100K_4 Quanta Computer Inc.
PROJECT : AM7
2

Size Document Number Rev


C0
N15P-GT - 4/5 (MISC)
Date: Thursday, May 08, 2014 Sheet 23 of 51
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

24
U14G
VDD/XVDD : 43A N15P-GT
A2 D2 +VGACORE
+VGACORE AA17 GND_1 GND_101 D31
U14F +VGACORE AA18 GND_2 [GPU GND] GND_102 D33
N15P-GT AA20 GND_3 GND_103 E10
AA12 U1 AA22 GND_4 GND_104 E22 C286 1U/6.3V_4
AA14 VDD_001 XVDD_001 U2 AB12 GND_5 GND_105 E25 C287 1U/6.3V_4
AA16 VDD_002 [GPU VDD] XVDD_002 U3 AB14 GND_6 GND_106 E5 C288 1U/6.3V_4
AA19 VDD_003 XVDD_003 U4 AB16 GND_7 GND_107 E7
PLACE UNDER GPU
C289 1U/6.3V_4
AA21 VDD_004 XVDD_004 U5 AB19 GND_8 GND_108 F28 C290 1U/6.3V_4
AA23 VDD_005 XVDD_005 U6 AB2 GND_9 GND_109 F7 C291 1U/6.3V_4
A A
AB13 VDD_006 XVDD_006 U7 AB21 GND_10 GND_110 G10 C292 1U/6.3V_4
AB15 VDD_007 XVDD_007 U8 A33 GND_11 GND_111 G13 C293 1U/6.3V_4
AB17 VDD_008 XVDD_008 V1 AB23 GND_12 GND_112 G16
AB18 VDD_009 XVDD_009 V2 AB28 GND_13 GND_113 G19 C294 4.7U/6.3V/X6S_6
AB20 VDD_010 XVDD_010 V3 AB30 GND_14 GND_114 G2 C295 4.7U/6.3V/X6S_6
AB22 VDD_011 XVDD_011 V4 AB32 GND_15 GND_115 G22 C296 4.7U/6.3V/X6S_6
AC12 VDD_012 XVDD_012 V5 AB5 GND_16 GND_116 G25 C297 4.7U/6.3V/X6S_6
AC14 VDD_013 XVDD_013 V6 AB7 GND_17 GND_117 G28 C298 4.7U/6.3V/X6S_6
AC16 VDD_014 XVDD_014 V7 AC13 GND_18 GND_118 G3 C299 4.7U/6.3V/X6S_6
AC19 VDD_015 XVDD_015 V8 AC15 GND_19 GND_119 G30 C300 4.7U/6.3V/X6S_6
AC21 VDD_016 XVDD_016 W2 AC17 GND_20 GND_120 G32 C301 4.7U/6.3V/X6S_6
AC23 VDD_017 XVDD_017 W3 AC18 GND_21 GND_121 G33 C302 4.7U/6.3V/X6S_6
M12 VDD_018 XVDD_018 W4 AA13 GND_22 GND_122 G5 C303 4.7U/6.3V/X6S_6
M14 VDD_019 XVDD_019 W5 AC20 GND_23 GND_123 G7 C304 4.7U/6.3V/X6S_6
M16 VDD_020 XVDD_020 W7 AC22 GND_24 GND_124 K2 C305 4.7U/6.3V/X6S_6
M19 VDD_021 XVDD_021 W8 AE2 GND_25 GND_125 K28 C306 4.7U/6.3V/X6S_6
M21 VDD_022 XVDD_022 Y4 AE28 GND_26 GND_126 K30 C307 4.7U/6.3V/X6S_6
M23 VDD_023 XVDD_026 Y5 AE30 GND_27 GND_127 K32 C308 4.7U/6.3V/X6S_6
N13 VDD_024 XVDD_027 Y6 AE32 GND_28 GND_128 K33
N15 VDD_025 XVDD_028 Y7 AE33 GND_29 GND_129 K5 C26 2 1 22U/6.3V_8
N17 VDD_026 XVDD_029 Y8 AE5 GND_30 GND_130 K7 C27 2 1 22U/6.3V_8
N18 VDD_027 XVDD_030 AE7 GND_31 GND_131 M13 2 1
PLACE NEAR GPU
C28 22U/6.3V_8
N20 VDD_028 AH10 GND_32 GND_132 M15 C29 2 1 22U/6.3V_8
N22 VDD_029 AA15 GND_33 GND_133 M17 C30 2 1 22U/6.3V_8
P12 VDD_030 AH13 GND_34 GND_134 M18 C31 2 1 22U/6.3V_8
P14 VDD_031 AH16 GND_35 GND_135 M20
P16 VDD_032 AH19 GND_36 GND_136 M22 DVT2
P19 VDD_033 AH2 GND_37 GND_137 N12 C32 2 1 22U/6.3V_6
B P21 VDD_034 AH22 GND_38 GND_138 N14 C316 4.7U/6.3V/X6S_6 B
P23 VDD_035 AH24 GND_39 GND_139 N16 C317 4.7U/6.3V/X6S_6
R13 VDD_036 AH28 GND_40 GND_140 N19 C318 4.7U/6.3V/X6S_6
R15 VDD_037 AH29 GND_41 GND_141 N2 C319 4.7U/6.3V/X6S_6
R17 VDD_038 AH30 GND_42 GND_142 N21 C320 4.7U/6.3V/X6S_6
R18 VDD_039 AH32 GND_43 GND_143 N23
R20 VDD_040 AH33 GND_44 GND_144 N28
R22 VDD_041 AH5 GND_45 GND_145 N30
T12 VDD_042 AH7 GND_46 GND_146 N32
T14 VDD_043 AJ7 GND_47 GND_147 N33
T16 VDD_044 AK10 GND_48 GND_148 N5
T19 VDD_045 AK7 GND_49 GND_149 N7
T21 VDD_046 AL12 GND_50 GND_150 P13
T23 VDD_047 AL14 GND_51 GND_151 P15
U13 VDD_048 AL15 GND_52 GND_152 P17
U15 VDD_049 AL17 GND_53 GND_153 P18
U17 VDD_050 AL18 GND_54 GND_154 P20
U18 VDD_051 AL2 GND_55 GND_155 P22
U20 VDD_052 AL20 GND_56 GND_156 R12
U22 VDD_053 AL21 GND_57 GND_157 R14 +3V_GFX
V13 VDD_054 AL23 GND_58 GND_158 R16
V15 VDD_055 AL24 GND_59 GND_159 R19
V17 VDD_056 AL26 GND_60 GND_160 R21
V18 VDD_057 AL28 GND_61 GND_161 R23 +3.3V_SUS R371
V20 VDD_058 AL30 GND_62 GND_162 T13 *4.7K_4_NC
V22 VDD_059 AL32 GND_63 GND_163 T15
W12 VDD_060 AL33 GND_64 GND_164 T17
W14 VDD_061 AL5 GND_65 GND_165 T18 4.7K_4 R372
VDD_062 GND_66 GND_166 DGPU_PW ROK [15,20]
W16 AM13 T2
VDD_063 GND_67 GND_167

2
C W19 AM16 T20 C
W21 VDD_064 AM19 GND_68 GND_168 T22 R373
VDD_065 GND_69 GND_169

3
W23 AM22 AG11 *100K_4_NC
Y13 VDD_066 AM25 GND_70 GND_170 T28 DGPU_PGOK-1 2 Q54
Y15 VDD_067 AN1 GND_71 GND_171 T32 2N7002W

1
Y18 VDD_068 AN10 GND_72 GND_172 T5

1
VDD_069 GND_73 GND_173

2
Y17 AN13 T7 C323
Y20 VDD_070 AN16 GND_74 GND_174 U12 R374 DGPU_POK4 2 Q25
VDD_071 GND_75 GND_175 +1.35V_GFX
Y22 AN19 U14 4.7K_4 MMST3904-7-F

1
VDD_072 GND_76 GND_176

2
AN22 U16 0.1U/16V/X7R_4

1
AN25 GND_77 GND_177 U19 C324
AN30 GND_78 GND_178 U21 0.1U/16V/X7R_4

1
AN34 GND_79 GND_179 U23
AN4 GND_80 GND_180 V12
GND_81 GND_181

3
AN7 V14
AP2 GND_82 GND_182 V16 R375 DGPU_POK2 2 Q26 R376
GND_83 GND_183 +1.05V_GFX
AP33 V19 4.7K_4 MMST3904-7-F *0_4_NC
B1 GND_84 GND_184 V21

1
B10 GND_85 GND_185 V23 C325
B22 GND_86 GND_186 W13 1000P/50V_4
B25 GND_87 GND_187 W15
B28 GND_88 GND_188 W17
B31 GND_89 GND_189 W18
B34 GND_90 GND_190 W20
B4 GND_91 GND_191 W22
B7 GND_92 GND_192 W28
C10 GND_93 GND_193 Y12
C13 GND_94 GND_194 Y14
C19 GND_95 GND_195 Y16
D GND_96 GND_196 D
C22 Y19
C25 GND_97 GND_197 Y21
C28 GND_98 GND_198 Y23
C7 GND_99 GND_199 AH11
GND_100 GND_200
C16
GND_OPT_1
W32
Quanta Computer Inc.
GND_OPT_2
PROJECT : AM7
Size Document Number Rev
C0
N15P-GT - 5/5 (Power)
Date: Thursday, May 08, 2014 Sheet 24 of 51
1 2 3 4 5 6 7 8
5 4 3 2 1

M1
HYU 256Mx16, H5TC4G63AFR-11C :AKD5PGWTW05---WINBSQ PN : AKD5PGWTW11
QBC PN:
:AKD5PZSTL02---WINBSQ PN :
MIC 256Mx16, MT41J256M16HA-093G:E QBC PN:
SAM 256Mx16, K4W4G1646D-BC1A :AKD5PGWT500---WINBSQ PN : NO
QBC PN:
M2
25
VREFC_VMA0 M8 E3 VREFC_VMA0 M8 E3
VREFD_VMA0 H1 VREFCA DQL0 F7 VMA_DQ31 [21] VREFD_VMA0 H1 VREFCA DQL0 F7 VMA_DQ12 [21]
VREFDQ DQL1 F2 VMA_DQ26 [21] VREFDQ DQL1 F2 VMA_DQ9 [21]
FBA_CMD9 N3 DQL2 F8 VMA_DQ25 [21] FBA_CMD9 N3 DQL2 F8 VMA_DQ15 [21]
[21,26] FBA_CMD9 A0 DQL3 VMA_DQ29 [21] A0 DQL3 VMA_DQ10 [21]
D [21,26] FBA_CMD11 FBA_CMD11 P7 H3 FBA_CMD11 P7 H3 D
FBA_CMD8 P3 A1 DQL4 H8 VMA_DQ24 [21] FBA_CMD8 P3 A1 DQL4 H8 VMA_DQ13 [21]
[21,26] FBA_CMD8 A2 DQL5 VMA_DQ28 [21] A2 DQL5 VMA_DQ11 [21]
[21,26] FBA_CMD25 FBA_CMD25 N2 G2 FBA_CMD25 N2 G2
FBA_CMD10 P8 A3 DQL6 H7 VMA_DQ27 [21] FBA_CMD10 P8 A3 DQL6 H7 VMA_DQ14 [21]
[21,26] FBA_CMD10 A4 DQL7 VMA_DQ30 [21] A4 DQL7 VMA_DQ8 [21]
[21,26] FBA_CMD24 FBA_CMD24 P2 FBA_CMD24 P2
FBA_CMD22 R8 A5 FBA_CMD22 R8 A5
[21,26] FBA_CMD22 A6 A6
[21,26] FBA_CMD7 FBA_CMD7 R2 D7 FBA_CMD7 R2 D7
FBA_CMD21 T8 A7 DQU0 C3 VMA_DQ19 [21] FBA_CMD21 T8 A7 DQU0 C3 VMA_DQ6 [21]
[21,26] FBA_CMD21 A8 DQU1 VMA_DQ23 [21] A8 DQU1 VMA_DQ1 [21]
[21,26] FBA_CMD6 FBA_CMD6 R3 C8 FBA_CMD6 R3 C8
FBA_CMD29 L7 A9 DQU2 C2 VMA_DQ17 [21] FBA_CMD29 L7 A9 DQU2 C2 VMA_DQ5 [21]
[21,26] FBA_CMD29 A10/AP DQU3 VMA_DQ22 [21] A10/AP DQU3 VMA_DQ3 [21]
[21,26] FBA_CMD23 FBA_CMD23 R7 A7 FBA_CMD23 R7 A7
FBA_CMD28 N7 A11 DQU4 A2 VMA_DQ16 [21] FBA_CMD28 N7 A11 DQU4 A2 VMA_DQ4 [21]
[21,26] FBA_CMD28 A12/BC DQU5 VMA_DQ21 [21] A12/BC DQU5 VMA_DQ0 [21]
[21,26] FBA_CMD20 FBA_CMD20 T3 B8 FBA_CMD20 T3 B8
FBA_CMD4 T7 A13 DQU6 A3 VMA_DQ18 [21] FBA_CMD4 T7 A13 DQU6 A3 VMA_DQ7 [21]
[21,26] FBA_CMD4 A14 DQU7 VMA_DQ20 [21] A14 DQU7 VMA_DQ2 [21]
FBA_A15_1 M7 FBA_A15_2 M7
TP152 NC TP153 NC

[21,26] FBA_CMD12 FBA_CMD12 M2 B2 +1.35V_GFX FBA_CMD12 M2 B2 +1.35V_GFX


FBA_CMD27 N8 BA0 VDD#B2 D9 FBA_CMD27 N8 BA0 VDD#B2 D9
[21,26] FBA_CMD27 BA1 VDD#D9 BA1 VDD#D9
[21,26] FBA_CMD26 FBA_CMD26 M3 G7 FBA_CMD26 M3 G7
BA2 VDD#G7 K2 BA2 VDD#G7 K2
VDD#K2 K8 VDD#K2 K8
VDD#K8 N1 VDD#K8 N1
VMA_CLK0 J7 VDD#N1 N9 VMA_CLK0 J7 VDD#N1 N9
[21] VMA_CLK0 CK VDD#N9 CK VDD#N9
[21] VMA_CLK0# VMA_CLK0# K7 R1 VMA_CLK0# K7 R1
FBA_CMD3 K9 CK VDD#R1 R9 FBA_CMD3 K9 CK VDD#R1 R9
[21] FBA_CMD3 CKE VDD#R9 CKE VDD#R9

[21] FBA_CMD2 FBA_CMD2 K1 A1 +1.35V_GFX FBA_CMD2 K1 A1 +1.35V_GFX


C FBA_CMD0 L2 ODT VDDQ#A1 A8 FBA_CMD0 L2 ODT VDDQ#A1 A8 C
[21] FBA_CMD0 CS VDDQ#A8 CS VDDQ#A8
[21,26] FBA_CMD30 FBA_CMD30 J3 C1 FBA_CMD30 J3 C1
FBA_CMD15 K3 RAS VDDQ#C1 C9 FBA_CMD15 K3 RAS VDDQ#C1 C9
[21,26] FBA_CMD15 CAS VDDQ#C9 CAS VDDQ#C9
[21,26] FBA_CMD13 FBA_CMD13 L3 D2 FBA_CMD13 L3 D2
WE VDDQ#D2 E9 WE VDDQ#D2 E9
VDDQ#E9 F1 VDDQ#E9 F1
F3 VDDQ#F1 H2 F3 VDDQ#F1 H2
[21] VMA_W DQS3 G3 DQSL VDDQ#H2 H9 [21] VMA_W DQS1 G3 DQSL VDDQ#H2 H9
[21] VMA_RDQS3 DQSL VDDQ#H9 [21] VMA_RDQS1 DQSL VDDQ#H9

E7 A9 E7 A9
[21] VMA_DM3 D3 DML VSS#A9 B3 [21] VMA_DM1 D3 DML VSS#A9 B3
[21] VMA_DM2 DMU VSS#B3 E1 [21] VMA_DM0 DMU VSS#B3 E1
VSS#E1 G8 VSS#E1 G8
C7 VSS#G8 J2 C7 VSS#G8 J2
[21] VMA_W DQS2 B7 DQSU VSS#J2 J8 [21] VMA_W DQS0 B7 DQSU VSS#J2 J8
[21] VMA_RDQS2 DQSU VSS#J8 M1 [21] VMA_RDQS0 DQSU VSS#J8 M1
VSS#M1 M9 VSS#M1 M9
VSS#M9 P1 +1.35V_GFX VSS#M9 P1
FBA_CMD5 T2 VSS#P1 P9 +1.35V_GFX FBA_CMD5 T2 VSS#P1 P9
[21,26] FBA_CMD5 RESET VSS#P9 RESET VSS#P9
T1 T1
FBA_ZQ0 L8 VSS#T1 T9 FBA_ZQ1 L8 VSS#T1 T9
GND ZQ VSS#T9 GND ZQ VSS#T9
R378
243/F_4 R377 1.33K/F_4 R380 243/F_4 R379
B1 GND 1.33K/F_4 B1 GND
VSSQ#B1 B9 VSSQ#B1 B9
VSSQ#B9 D1 VREFC_VMA0 VSSQ#B9 D1
VSSQ#D1 D8 VREFD_VMA0 VSSQ#D1 D8
VSSQ#D8 E2 VSSQ#D8 E2
B J1 VSSQ#E2 E8 R381 J1 VSSQ#E2 E8 B
L1 NC#J1 VSSQ#E8 F9 1.33K/F_4 C338 R382 L1 NC#J1 VSSQ#E8 F9
J9 NC#L1 VSSQ#F9 G1 1.33K/F_4 C339 J9 NC#L1 VSSQ#F9 G1
NC#J9 VSSQ#G1 0.01U/25V_4 NC#J9 VSSQ#G1
L9 G9 0.01U/25V_4 L9 G9
NC#L9 VSSQ#G9 NC#L9 VSSQ#G9
96-BALL 96-BALL
SDRAM DDR3 SDRAM DDR3
VRAM _DDR3_HYNIX_256MX16 VRAM _DDR3_HYNIX_256MX16

+1.35V_GFX +1.35V_GFX
Please close to M1 Please close to M2
C328 0.1U/16V/X7R_4 C329 0.1U/16V/X7R_4
C330 0.1U/16V/X7R_4 C331 0.1U/16V/X7R_4
C334 0.1U/16V/X7R_4 C335 0.1U/16V/X7R_4
C336 0.1U/16V/X7R_4 C337 0.1U/16V/X7R_4
162_1% ohm CS11622FB07 RES CHIP 162 1/16W +-1%(0402) C352 0.1U/16V/X7R_4 C343 0.1U/16V/X7R_4
C355 0.1U/16V/X7R_4 C344 0.1U/16V/X7R_4
CS11622FB15 RES CHIP 162 1/16W +-1%(0402) C356 0.1U/16V/X7R_4 C347 0.1U/16V/X7R_4
C787 0.1U/16V/X7R_4 C789 0.1U/16V/X7R_4
C788 0.1U/16V/X7R_4 C790 0.1U/16V/X7R_4
VMA_CLK0

R383
162/F_4 C345 1U/6.3V_4 C346 1U/6.3V_4
C348 1U/6.3V_4 C349 1U/6.3V_4
A
VMA_CLK0# C350 1U/6.3V_4 C351 1U/6.3V_4 A
C353 1U/6.3V_4 C354 1U/6.3V_4

C326 *4.7U/6.3V_4_NC C327 *4.7U/6.3V_4_NC


C332 *4.7U/6.3V_4_NC C333 *4.7U/6.3V_4_NC

C340
C341
10U/6.3V_6
10U/6.3V_6
C342
C791
10U/6.3V_6
10U/6.3V_6
Quanta Computer Inc.
PROJECT : AM7
Size Document Number Rev
C0
N15P-GT_DDR3L - A1
Date: Thursday, May 08, 2014 Sheet 25 of 51
5 4 3 2 1
5 4 3 2 1

VREFC_VMA1
VREFD_VMA1
M8
H1
M3

VREFCA DQL0
E3
F7 VMA_DQ58 [21] VREFC_VMA1 M8
M4

E3
26
VREFDQ DQL1 F2 VMA_DQ59 [21] VREFD_VMA1 H1 VREFCA DQL0 F7 VMA_DQ41 [21]
FBA_CMD9 N3 DQL2 F8 VMA_DQ60 [21] VREFDQ DQL1 F2 VMA_DQ44 [21]
[21,25] FBA_CMD9 A0 DQL3 VMA_DQ61 [21] DQL2 VMA_DQ42 [21]
[21,25] FBA_CMD11 FBA_CMD11 P7 H3 FBA_CMD9 N3 F8
FBA_CMD8 P3 A1 DQL4 H8 VMA_DQ63 [21] FBA_CMD11 P7 A0 DQL3 H3 VMA_DQ45 [21]
[21,25] FBA_CMD8 A2 DQL5 VMA_DQ57 [21] A1 DQL4 VMA_DQ47 [21]
D [21,25] FBA_CMD25 FBA_CMD25 N2 G2 FBA_CMD8 P3 H8 D
FBA_CMD10 P8 A3 DQL6 H7 VMA_DQ62 [21] FBA_CMD25 N2 A2 DQL5 G2 VMA_DQ43 [21]
[21,25] FBA_CMD10 A4 DQL7 VMA_DQ56 [21] A3 DQL6 VMA_DQ40 [21]
[21,25] FBA_CMD24 FBA_CMD24 P2 FBA_CMD10 P8 H7
FBA_CMD22 R8 A5 FBA_CMD24 P2 A4 DQL7 VMA_DQ46 [21]
[21,25] FBA_CMD22 A6 A5
[21,25] FBA_CMD7 FBA_CMD7 R2 D7 FBA_CMD22 R8
FBA_CMD21 T8 A7 DQU0 C3 VMA_DQ54 [21] FBA_CMD7 R2 A6 D7
[21,25] FBA_CMD21 A8 DQU1 VMA_DQ51 [21] A7 DQU0 VMA_DQ34 [21]
[21,25] FBA_CMD6 FBA_CMD6 R3 C8 FBA_CMD21 T8 C3
FBA_CMD29 L7 A9 DQU2 C2 VMA_DQ55 [21] FBA_CMD6 R3 A8 DQU1 C8 VMA_DQ39 [21]
[21,25] FBA_CMD29 A10/AP DQU3 VMA_DQ50 [21] A9 DQU2 VMA_DQ32 [21]
[21,25] FBA_CMD23 FBA_CMD23 R7 A7 FBA_CMD29 L7 C2
FBA_CMD28 N7 A11 DQU4 A2 VMA_DQ52 [21] FBA_CMD23 R7 A10/AP DQU3 A7 VMA_DQ38 [21]
[21,25] FBA_CMD28 A12/BC DQU5 VMA_DQ48 [21] A11 DQU4 VMA_DQ33 [21]
[21,25] FBA_CMD20 FBA_CMD20 T3 B8 FBA_CMD28 N7 A2
FBA_CMD4 T7 A13 DQU6 A3 VMA_DQ53 [21] FBA_CMD20 T3 A12/BC DQU5 B8 VMA_DQ37 [21]
[21,25] FBA_CMD4 A14 DQU7 VMA_DQ49 [21] A13 DQU6 VMA_DQ35 [21]
FBA_A15_3 M7 FBA_CMD4 T7 A3
TP154 NC A14 DQU7 VMA_DQ36 [21]
FBA_A15_4 M7
TP155 NC
[21,25] FBA_CMD12 FBA_CMD12 M2 B2 +1.35V_GFX
FBA_CMD27 N8 BA0 VDD#B2 D9 FBA_CMD12 M2 B2
[21,25] FBA_CMD27 BA1 VDD#D9 BA0 VDD#B2 +1.35V_GFX
[21,25] FBA_CMD26 FBA_CMD26 M3 G7 FBA_CMD27 N8 D9
BA2 VDD#G7 K2 FBA_CMD26 M3 BA1 VDD#D9 G7
VDD#K2 K8 BA2 VDD#G7 K2
VDD#K8 N1 VDD#K2 K8
VMA_CLK1 J7 VDD#N1 N9 VDD#K8 N1
[21] VMA_CLK1 CK VDD#N9 VDD#N1
[21] VMA_CLK1# VMA_CLK1# K7 R1 VMA_CLK1 J7 N9
FBA_CMD19 K9 CK VDD#R1 R9 VMA_CLK1# K7 CK VDD#N9 R1
[21] FBA_CMD19 CKE VDD#R9 CK VDD#R1
FBA_CMD19 K9 R9
CKE VDD#R9
[21] FBA_CMD18 FBA_CMD18 K1 A1 +1.35V_GFX
FBA_CMD16 L2 ODT VDDQ#A1 A8 FBA_CMD18 K1 A1
[21] FBA_CMD16 CS VDDQ#A8 ODT VDDQ#A1 +1.35V_GFX
[21,25] FBA_CMD30 FBA_CMD30 J3 C1 FBA_CMD16 L2 A8
C FBA_CMD15 K3 RAS VDDQ#C1 C9 FBA_CMD30 J3 CS VDDQ#A8 C1 C
[21,25] FBA_CMD15 CAS VDDQ#C9 RAS VDDQ#C1
[21,25] FBA_CMD13 FBA_CMD13 L3 D2 FBA_CMD15 K3 C9
WE VDDQ#D2 E9 FBA_CMD13 L3 CAS VDDQ#C9 D2
VDDQ#E9 F1 WE VDDQ#D2 E9
F3 VDDQ#F1 H2 VDDQ#E9 F1
[21] VMA_W DQS7 G3 DQSL VDDQ#H2 H9 F3 VDDQ#F1 H2
[21] VMA_RDQS7 DQSL VDDQ#H9 [21] VMA_W DQS5 G3 DQSL VDDQ#H2 H9
[21] VMA_RDQS5 DQSL VDDQ#H9
E7 A9
[21] VMA_DM7 D3 DML VSS#A9 B3 E7 A9
[21] VMA_DM6 DMU VSS#B3 E1 [21] VMA_DM5 D3 DML VSS#A9 B3
VSS#E1 G8 [21] VMA_DM4 DMU VSS#B3 E1
C7 VSS#G8 J2 VSS#E1 G8
[21] VMA_W DQS6 B7 DQSU VSS#J2 J8 C7 VSS#G8 J2
[21] VMA_RDQS6 DQSU VSS#J8 M1 [21] VMA_W DQS4 B7 DQSU VSS#J2 J8
VSS#M1 M9 +1.35V_GFX +1.35V_GFX [21] VMA_RDQS4 DQSU VSS#J8 M1
VSS#M9 P1 VSS#M1 M9
FBA_CMD5 T2 VSS#P1 P9 VSS#M9 P1
[21,25] FBA_CMD5 RESET VSS#P9 VSS#P1
T1 FBA_CMD5 T2 P9
FBA_ZQ2 L8 VSS#T1 T9 R385 R386 RESET VSS#P9 T1
GND ZQ VSS#T9 VSS#T1
1.33K/F_4 1.33K/F_4 GND FBA_ZQ3 L8 T9
243/F_4 R384 ZQ VSS#T9
B1 GND 243/F_4 R387
VSSQ#B1 B9 VREFC_VMA1 VREFD_VMA1 B1 GND
VSSQ#B9 D1 VSSQ#B1 B9
VSSQ#D1 D8 VSSQ#B9 D1
VSSQ#D8 E2 R388 R389 VSSQ#D1 D8
J1 VSSQ#E2 E8 1.33K/F_4 C369 1.33K/F_4 C370 VSSQ#D8 E2
L1 NC#J1 VSSQ#E8 F9 J1 VSSQ#E2 E8
NC#L1 VSSQ#F9 0.01U/25V_4 0.01U/25V_4 NC#J1 VSSQ#E8
B J9 G1 L1 F9 B
L9 NC#J9 VSSQ#G1 G9 J9 NC#L1 VSSQ#F9 G1
NC#L9 VSSQ#G9 L9 NC#J9 VSSQ#G1 G9
96-BALL NC#L9 VSSQ#G9
SDRAM DDR3 96-BALL
VRAM _DDR3_HYNIX_256MX16 SDRAM DDR3
VRAM _DDR3_HYNIX_256MX16

+1.35V_GFX
+1.35V_GFX
Please close to M4
Please close to M3 C361 0.1U/16V/X7R_4
C364 0.1U/16V/X7R_4 C362 0.1U/16V/X7R_4
C366 0.1U/16V/X7R_4 C367 0.1U/16V/X7R_4
C358 0.1U/16V/X7R_4 C368 0.1U/16V/X7R_4
C360 0.1U/16V/X7R_4 C383 0.1U/16V/X7R_4
C374 0.1U/16V/X7R_4 C386 0.1U/16V/X7R_4
C375 0.1U/16V/X7R_4 C387 0.1U/16V/X7R_4
162_1% ohm CS11622FB07 RES CHIP 162 1/16W +-1%(0402) C378 0.1U/16V/X7R_4 C795 0.1U/16V/X7R_4
C792 0.1U/16V/X7R_4 C794 0.1U/16V/X7R_4
CS11622FB15 RES CHIP 162 1/16W +-1%(0402) C793 0.1U/16V/X7R_4

VMA_CLK1 C377 1U/6.3V_4


C376 1U/6.3V_4 C380 1U/6.3V_4
R390 C379 1U/6.3V_4 C382 1U/6.3V_4
162/F_4 C381 1U/6.3V_4 C385 1U/6.3V_4
A
C384 1U/6.3V_4 A
VMA_CLK1#
C365 *4.7U/6.3V_4_NC
C357 *4.7U/6.3V_4_NC C359 *4.7U/6.3V_4_NC
C363 *4.7U/6.3V_4_NC

C373 10U/6.3V_6
C371
C372
10U/6.3V_6
10U/6.3V_6
C796 10U/6.3V_6 Quanta Computer Inc.
PROJECT : AM7
Size Document Number Rev
C0
N15P-GT_ DDR3L - A2
Date: Thursday, May 08, 2014 Sheet 26 of 51
5 4 3 2 1
5 4 3 2 1

VREFC_VMB0 M8
M5

E3
M6
27
VREFD_VMB0 H1 VREFCA DQL0 F7 VMB_DQ13 [21] VREFC_VMB0 M8 E3
VREFDQ DQL1 F2 VMB_DQ9 [21] VREFD_VMB0 H1 VREFCA DQL0 F7 VMB_DQ4 [21]
FBB_CMD9 N3 DQL2 F8 VMB_DQ12 [21] VREFDQ DQL1 F2 VMB_DQ0 [21]
D [21,28] FBB_CMD9 D
FBB_CMD11 P7 A0 DQL3 H3 VMB_DQ11 [21] FBB_CMD9 N3 DQL2 F8 VMB_DQ5 [21]
[21,28] FBB_CMD11 A1 DQL4 VMB_DQ15 [21] A0 DQL3 VMB_DQ3 [21]
[21,28] FBB_CMD8 FBB_CMD8 P3 H8 FBB_CMD11 P7 H3
FBB_CMD25 N2 A2 DQL5 G2 VMB_DQ8 [21] FBB_CMD8 P3 A1 DQL4 H8 VMB_DQ7 [21]
[21,28] FBB_CMD25 A3 DQL6 VMB_DQ14 [21] A2 DQL5 VMB_DQ2 [21]
[21,28] FBB_CMD10 FBB_CMD10 P8 H7 FBB_CMD25 N2 G2
FBB_CMD24 P2 A4 DQL7 VMB_DQ10 [21] FBB_CMD10 P8 A3 DQL6 H7 VMB_DQ6 [21]
[21,28] FBB_CMD24 A5 A4 DQL7 VMB_DQ1 [21]
[21,28] FBB_CMD22 FBB_CMD22 R8 FBB_CMD24 P2
FBB_CMD7 R2 A6 D7 FBB_CMD22 R8 A5
[21,28] FBB_CMD7 A7 DQU0 VMB_DQ26 [21] A6
[21,28] FBB_CMD21 FBB_CMD21 T8 C3 FBB_CMD7 R2 D7
FBB_CMD6 R3 A8 DQU1 C8 VMB_DQ29 [21] FBB_CMD21 T8 A7 DQU0 C3 VMB_DQ19 [21]
[21,28] FBB_CMD6 A9 DQU2 VMB_DQ27 [21] A8 DQU1 VMB_DQ20 [21]
[21,28] FBB_CMD29 FBB_CMD29 L7 C2 FBB_CMD6 R3 C8
FBB_CMD23 R7 A10/AP DQU3 A7 VMB_DQ28 [21] FBB_CMD29 L7 A9 DQU2 C2 VMB_DQ18 [21]
[21,28] FBB_CMD23 A11 DQU4 VMB_DQ24 [21] A10/AP DQU3 VMB_DQ22 [21]
[21,28] FBB_CMD28 FBB_CMD28 N7 A2 FBB_CMD23 R7 A7
FBB_CMD20 T3 A12/BC DQU5 B8 VMB_DQ30 [21] FBB_CMD28 N7 A11 DQU4 A2 VMB_DQ16 [21]
[21,28] FBB_CMD20 A13 DQU6 VMB_DQ25 [21] A12/BC DQU5 VMB_DQ23 [21]
[21,28] FBB_CMD4 FBB_CMD4 T7 A3 FBB_CMD20 T3 B8
FBB_A15_1 M7 A14 DQU7 VMB_DQ31 [21] FBB_CMD4 T7 A13 DQU6 A3 VMB_DQ17 [21]
TP156 NC A14 DQU7 VMB_DQ21 [21]
FBB_A15_2 M7
TP157 NC
[21,28] FBB_CMD12 FBB_CMD12 M2 B2 +1.35V_GFX
FBB_CMD27 N8 BA0 VDD#B2 D9 FBB_CMD12 M2 B2
[21,28] FBB_CMD27 BA1 VDD#D9 BA0 VDD#B2 +1.35V_GFX
[21,28] FBB_CMD26 FBB_CMD26 M3 G7 FBB_CMD27 N8 D9
BA2 VDD#G7 K2 FBB_CMD26 M3 BA1 VDD#D9 G7
VDD#K2 K8 BA2 VDD#G7 K2
VDD#K8 N1 VDD#K2 K8
VMB_CLK0 J7 VDD#N1 N9 VDD#K8 N1
[21] VMB_CLK0 CK VDD#N9 VDD#N1
[21] VMB_CLK0# VMB_CLK0# K7 R1 VMB_CLK0 J7 N9
FBB_CMD3 K9 CK VDD#R1 R9 VMB_CLK0# K7 CK VDD#N9 R1
[21] FBB_CMD3 CKE VDD#R9 CK VDD#R1
FBB_CMD3 K9 R9
CKE VDD#R9
C
[21] FBB_CMD2 FBB_CMD2 K1 A1 +1.35V_GFX
C
FBB_CMD0 L2 ODT VDDQ#A1 A8 FBB_CMD2 K1 A1
[21] FBB_CMD0 CS VDDQ#A8 ODT VDDQ#A1 +1.35V_GFX
[21,28] FBB_CMD30 FBB_CMD30 J3 C1 FBB_CMD0 L2 A8
FBB_CMD15 K3 RAS VDDQ#C1 C9 FBB_CMD30 J3 CS VDDQ#A8 C1
[21,28] FBB_CMD15 CAS VDDQ#C9 RAS VDDQ#C1
[21,28] FBB_CMD13 FBB_CMD13 L3 D2 FBB_CMD15 K3 C9
WE VDDQ#D2 E9 FBB_CMD13 L3 CAS VDDQ#C9 D2
VDDQ#E9 F1 WE VDDQ#D2 E9
F3 VDDQ#F1 H2 VDDQ#E9 F1
[21] VMB_W DQS1 G3 DQSL VDDQ#H2 H9 F3 VDDQ#F1 H2
[21] VMB_RDQS1 DQSL VDDQ#H9 [21] VMB_W DQS0 G3 DQSL VDDQ#H2 H9
[21] VMB_RDQS0 DQSL VDDQ#H9
E7 A9
[21] VMB_DM1 D3 DML VSS#A9 B3 E7 A9
[21] VMB_DM3 DMU VSS#B3 E1 [21] VMB_DM0 D3 DML VSS#A9 B3
VSS#E1 G8 [21] VMB_DM2 DMU VSS#B3 E1
C7 VSS#G8 J2 VSS#E1 G8
[21] VMB_W DQS3 B7 DQSU VSS#J2 J8 C7 VSS#G8 J2
[21] VMB_RDQS3 DQSU VSS#J8 M1 [21] VMB_W DQS2 B7 DQSU VSS#J2 J8
VSS#M1 M9 [21] VMB_RDQS2 DQSU VSS#J8 M1
VSS#M9 P1 VSS#M1 M9
FBB_CMD5 T2 VSS#P1 P9 VSS#M9 P1
[21,28] FBB_CMD5 RESET VSS#P9 VSS#P1
T1 +1.35V_GFX +1.35V_GFX FBB_CMD5 T2 P9
FBB_ZQ0 L8 VSS#T1 T9 RESET VSS#P9 T1
GND ZQ VSS#T9 VSS#T1
GND FBB_ZQ1 L8 T9
243/F_4 R392 ZQ VSS#T9
B1 GND R394 R395 243/F_4 R393
VSSQ#B1 B9 1.33K/F_4 1.33K/F_4 B1 GND
VSSQ#B9 D1 VSSQ#B1 B9
VSSQ#D1 D8 VSSQ#B9 D1
B VSSQ#D8 E2 VREFC_VMB0 VREFD_VMB0 VSSQ#D1 D8 B
J1 VSSQ#E2 E8 VSSQ#D8 E2
L1 NC#J1 VSSQ#E8 F9 J1 VSSQ#E2 E8
J9 NC#L1 VSSQ#F9 G1 R396 R397 L1 NC#J1 VSSQ#E8 F9
L9 NC#J9 VSSQ#G1 G9 1.33K/F_4 C400 C830 1.33K/F_4 C401 C831 J9 NC#L1 VSSQ#F9 G1
NC#L9 VSSQ#G9 L9 NC#J9 VSSQ#G1 G9
0.01U/25V_4 1U/6.3V_4 0.01U/25V_4 1U/6.3V_4 NC#L9 VSSQ#G9
96-BALL
SDRAM DDR3 96-BALL
VRAM _DDR3_HYNIX_256MX16 SDRAM DDR3
VRAM _DDR3_HYNIX_256MX16

+1.35V_GFX +1.35V_GFX
Please close to M5 Please close to M6
C389 0.1U/16V/X7R_4 C392 0.1U/16V/X7R_4
C390 0.1U/16V/X7R_4 C393 0.1U/16V/X7R_4
C395 0.1U/16V/X7R_4 C398 0.1U/16V/X7R_4
162_1% ohm CS11622FB07 RES CHIP 162 1/16W +-1%(0402) C396 0.1U/16V/X7R_4 C399 0.1U/16V/X7R_4
C405 0.1U/16V/X7R_4 C414 0.1U/16V/X7R_4
CS11622FB15 RES CHIP 162 1/16W +-1%(0402) C406 0.1U/16V/X7R_4 C417 0.1U/16V/X7R_4
C409 0.1U/16V/X7R_4 C418 0.1U/16V/X7R_4
VMB_CLK0 C797 0.1U/16V/X7R_4 C800 0.1U/16V/X7R_4
C798 0.1U/16V/X7R_4 C801 0.1U/16V/X7R_4
R391
162/F_4
C407 1U/6.3V_4 C408 1U/6.3V_4
A
VMB_CLK0# C410 1U/6.3V_4 C411 1U/6.3V_4 A
C412 1U/6.3V_4 C413 1U/6.3V_4
C415 1U/6.3V_4 C416 1U/6.3V_4

C394 *4.7U/6.3V_4_NC C391 *4.7U/6.3V_4_NC


C388 *4.7U/6.3V_4_NC C397 *4.7U/6.3V_4_NC
Quanta Computer Inc.
C402 10U/6.3V_6 C404 10U/6.3V_6
C403 10U/6.3V_6 C799 10U/6.3V_6 PROJECT : AM7
Size Document Number Rev
C0
N15P-GT_DDR3L - B1
Date: Thursday, May 08, 2014 Sheet 27 of 51
5 4 3 2 1
5 4 3 2 1

VREFC_VMB1
VREFD_VMB1
M8
H1
M7

VREFCA DQL0
E3
F7 VMB_DQ41 [21]
M8
28
VREFDQ DQL1 F2 VMB_DQ44 [21] VREFC_VMB1 M8 E3
FBB_CMD9 N3 DQL2 F8 VMB_DQ43 [21] VREFD_VMB1 H1 VREFCA DQL0 F7 VMB_DQ32 [21]
[21,27] FBB_CMD9 A0 DQL3 VMB_DQ46 [21] VREFDQ DQL1 VMB_DQ36 [21]
[21,27] FBB_CMD11 FBB_CMD11 P7 H3 F2
FBB_CMD8 P3 A1 DQL4 H8 VMB_DQ42 [21] FBB_CMD9 N3 DQL2 F8 VMB_DQ34 [21]
D [21,27] FBB_CMD8 D
FBB_CMD25 N2 A2 DQL5 G2 VMB_DQ45 [21] FBB_CMD11 P7 A0 DQL3 H3 VMB_DQ39 [21]
[21,27] FBB_CMD25 A3 DQL6 VMB_DQ40 [21] A1 DQL4 VMB_DQ33 [21]
[21,27] FBB_CMD10 FBB_CMD10 P8 H7 FBB_CMD8 P3 H8
FBB_CMD24 P2 A4 DQL7 VMB_DQ47 [21] FBB_CMD25 N2 A2 DQL5 G2 VMB_DQ38 [21]
[21,27] FBB_CMD24 A5 A3 DQL6 VMB_DQ35 [21]
[21,27] FBB_CMD22 FBB_CMD22 R8 FBB_CMD10 P8 H7
FBB_CMD7 R2 A6 D7 FBB_CMD24 P2 A4 DQL7 VMB_DQ37 [21]
[21,27] FBB_CMD7 A7 DQU0 VMB_DQ51 [21] A5
[21,27] FBB_CMD21 FBB_CMD21 T8 C3 FBB_CMD22 R8
FBB_CMD6 R3 A8 DQU1 C8 VMB_DQ52 [21] FBB_CMD7 R2 A6 D7
[21,27] FBB_CMD6 A9 DQU2 VMB_DQ49 [21] A7 DQU0 VMB_DQ59 [21]
[21,27] FBB_CMD29 FBB_CMD29 L7 C2 FBB_CMD21 T8 C3
FBB_CMD23 R7 A10/AP DQU3 A7 VMB_DQ54 [21] FBB_CMD6 R3 A8 DQU1 C8 VMB_DQ61 [21]
[21,27] FBB_CMD23 A11 DQU4 VMB_DQ48 [21] A9 DQU2 VMB_DQ58 [21]
[21,27] FBB_CMD28 FBB_CMD28 N7 A2 FBB_CMD29 L7 C2
FBB_CMD20 T3 A12/BC DQU5 B8 VMB_DQ55 [21] FBB_CMD23 R7 A10/AP DQU3 A7 VMB_DQ63 [21]
[21,27] FBB_CMD20 A13 DQU6 VMB_DQ50 [21] A11 DQU4 VMB_DQ57 [21]
[21,27] FBB_CMD4 FBB_CMD4 T7 A3 FBB_CMD28 N7 A2
FBB_A15_3 M7 A14 DQU7 VMB_DQ53 [21] FBB_CMD20 T3 A12/BC DQU5 B8 VMB_DQ62 [21]
TP158 NC A13 DQU6 VMB_DQ56 [21]
FBB_CMD4 T7 A3
FBB_A15_4 M7 A14 DQU7 VMB_DQ60 [21]
TP159 NC
[21,27] FBB_CMD12 FBB_CMD12 M2 B2 +1.35V_GFX
FBB_CMD27 N8 BA0 VDD#B2 D9
[21,27] FBB_CMD27 BA1 VDD#D9
[21,27] FBB_CMD26 FBB_CMD26 M3 G7 FBB_CMD12 M2 B2 +1.35V_GFX
BA2 VDD#G7 K2 FBB_CMD27 N8 BA0 VDD#B2 D9
VDD#K2 K8 FBB_CMD26 M3 BA1 VDD#D9 G7
VDD#K8 N1 BA2 VDD#G7 K2
VMB_CLK1 J7 VDD#N1 N9 VDD#K2 K8
[21] VMB_CLK1 CK VDD#N9 VDD#K8
[21] VMB_CLK1# VMB_CLK1# K7 R1 N1
FBB_CMD19 K9 CK VDD#R1 R9 VMB_CLK1 J7 VDD#N1 N9
[21] FBB_CMD19 CKE VDD#R9 CK VDD#N9
VMB_CLK1# K7 R1
FBB_CMD19 K9 CK VDD#R1 R9
FBB_CMD18 K1 A1 CKE VDD#R9
[21] FBB_CMD18 ODT VDDQ#A1 +1.35V_GFX
[21] FBB_CMD16 FBB_CMD16 L2 A8
C FBB_CMD30 J3 CS VDDQ#A8 C1 FBB_CMD18 K1 A1 C
[21,27] FBB_CMD30 RAS VDDQ#C1 ODT VDDQ#A1 +1.35V_GFX
[21,27] FBB_CMD15 FBB_CMD15 K3 C9 FBB_CMD16 L2 A8
FBB_CMD13 L3 CAS VDDQ#C9 D2 FBB_CMD30 J3 CS VDDQ#A8 C1
[21,27] FBB_CMD13 WE VDDQ#D2 RAS VDDQ#C1
E9 FBB_CMD15 K3 C9
VDDQ#E9 F1 FBB_CMD13 L3 CAS VDDQ#C9 D2
F3 VDDQ#F1 H2 WE VDDQ#D2 E9
[21] VMB_W DQS5 G3 DQSL VDDQ#H2 H9 VDDQ#E9 F1
[21] VMB_RDQS5 DQSL VDDQ#H9 F3 VDDQ#F1 H2
[21] VMB_W DQS4 G3 DQSL VDDQ#H2 H9
E7 A9 [21] VMB_RDQS4 DQSL VDDQ#H9
[21] VMB_DM5 D3 DML VSS#A9 B3
[21] VMB_DM6 DMU VSS#B3 E1 E7 A9
VSS#E1 G8 [21] VMB_DM4 D3 DML VSS#A9 B3
C7 VSS#G8 J2 [21] VMB_DM7 DMU VSS#B3 E1
[21] VMB_W DQS6 B7 DQSU VSS#J2 J8 VSS#E1 G8
[21] VMB_RDQS6 DQSU VSS#J8 M1 C7 VSS#G8 J2
VSS#M1 M9 [21] VMB_W DQS7 B7 DQSU VSS#J2 J8
VSS#M9 P1 [21] VMB_RDQS7 DQSU VSS#J8 M1
FBB_CMD5 T2 VSS#P1 P9 VSS#M1 M9
[21,27] FBB_CMD5 RESET VSS#P9 VSS#M9
T1 P1
FBB_ZQ3 L8 VSS#T1 T9 FBB_CMD5 T2 VSS#P1 P9
GND ZQ VSS#T9 +1.35V_GFX +1.35V_GFX RESET VSS#P9 T1
243/F_4 R399 FBB_ZQ2 L8 VSS#T1 T9
GND ZQ VSS#T9
B1 GND
VSSQ#B1 B9 243/F_4 R404
VSSQ#B9 D1 R400 R401 B1 GND
VSSQ#D1 D8 1.33K/F_4 1.33K/F_4 VSSQ#B1 B9
VSSQ#D8 E2 VSSQ#B9 D1
J1 VSSQ#E2 E8 VSSQ#D1 D8
B L1 NC#J1 VSSQ#E8 F9 VREFC_VMB1 VREFD_VMB1 VSSQ#D8 E2 B
J9 NC#L1 VSSQ#F9 G1 J1 VSSQ#E2 E8
L9 NC#J9 VSSQ#G1 G9 L1 NC#J1 VSSQ#E8 F9
NC#L9 VSSQ#G9 NC#L1 VSSQ#F9
1

1
R402 R403 J9 G1
96-BALL 1.33K/F_4 C431 C828 1.33K/F_4 C432 C829 L9 NC#J9 VSSQ#G1 G9
SDRAM DDR3 2.2U/6.3V_4 2.2U/6.3V_4 NC#L9 VSSQ#G9
0.01U/25V_4 0.01U/25V_4
2

2
VRAM _DDR3_HYNIX_256MX16 96-BALL
SDRAM DDR3
VRAM _DDR3_HYNIX_256MX16

+1.35V_GFX +1.35V_GFX
Please close to M7 Please close to M8
C423 0.1U/16V/X7R_4 C426 0.1U/16V/X7R_4
C424 0.1U/16V/X7R_4 C427 0.1U/16V/X7R_4
C420 0.1U/16V/X7R_4 C429 0.1U/16V/X7R_4
C421 0.1U/16V/X7R_4 C430 0.1U/16V/X7R_4
162_1% ohm CS11622FB07 RES CHIP 162 1/16W +-1%(0402) C445 0.1U/16V/X7R_4 C436 0.1U/16V/X7R_4
C448 0.1U/16V/X7R_4 C437 0.1U/16V/X7R_4
CS11622FB15 RES CHIP 162 1/16W +-1%(0402) C449 0.1U/16V/X7R_4 C440 0.1U/16V/X7R_4
C804 0.1U/16V/X7R_4 C805 0.1U/16V/X7R_4
VMB_CLK1 C803 0.1U/16V/X7R_4 C806 0.1U/16V/X7R_4

R398
162/F_4 C438 1U/6.3V_4 C439 1U/6.3V_4
A
C441 1U/6.3V_4 C442 1U/6.3V_4 A
VMB_CLK1# C443 1U/6.3V_4 C444 1U/6.3V_4
C446 1U/6.3V_4 C447 1U/6.3V_4

C419 *4.7U/6.3V_4_NC C425 *4.7U/6.3V_4_NC


C422 *4.7U/6.3V_4_NC C428 *4.7U/6.3V_4_NC
Quanta Computer Inc.
C433 10U/6.3V_6 C435 10U/6.3V_6
C434 10U/6.3V_6 C802 10U/6.3V_6 PROJECT : AM7
Size Document Number Rev
C0
N15P-GT_DDR3L - B2
Date: Thursday, May 08, 2014 Sheet 28 of 51
5 4 3 2 1
5 4 3 2 1

+3.3V_ALW +3.3V_EC
Place these caps close to ITE8528.
R405
*0_6_SHORT_NC +3.3V_EC
PECI 2 1

[7] CPU_PECI
[15] PCH_PECI
R579
R580
43_4
*0_4_NC
EC_PECI
+3V_RTC
C451 1 2
*0.1U/16V/X7R_4_NC
C450 1

+3.3V_ALW _AVCC
2 *0.1U/16V/X7R_4_NC

NB_MUTE#
ALW _ON
NB_MUTE# [32,33]
ALW _ON [37,45]
29 C452 1U/6.3V_4

1
EC_PW ROK C453 1 2 0.1U/16V/X7R_4
EC_PW ROK [12,38]
C661 C454 1 2 0.1U/16V/X7R_4 SIO_SLP_S4# C455 1 2 0.1U/16V/X7R_4
SIO_SLP_S4# [12,46]
*47P/50V_4_NC LAN_PW R_EN_EC C456 1 2 0.1U/16V/X7R_4
LAN_PW R_EN_EC [42]

2
+3.3V_EC EC_SPI_SI
EC_SPI_SI [30]
+3.3V_RUN EC_SPI_SO [30]
EC_SPI_CLK [30] +3.3V_ALW
D EC_SPI_CS0# [30] D
U17 CLKRUN#
CLKRUN# [12]
IT8528
RP7 4.7KX2

114
121

127
SMBDAT0 1 2

11
26
50
92

74

84
83
82

19
20

99
98
97
96
93
3
SMBCLK0 3 4
LPC_LAD0 10 110 SMBCLK0

EGCLK/GPE3
EGCS#/GPE2
EGAD/GPE1

L80HLAT/BAO/GPE0
L80LLAT/GPE7

HMOSI/GPH6/ID6
HMISO/GPH5/ID5
HSCK/GPH4/ID4
HSCE#/GPH3/ID3
CLKRUN#/GPH0/ID0
VCC

AVCC
VSTBY
VSTBY
VSTBY
VSTBY
VSTBY

VSTBY
VBAT
[13,41] LPC_LAD0 LAD0/GPM0(3) SMCLK0/GPB3 SMBCLK0 [43,44]
LPC_LAD1 9 111 SMBDAT0 RP8 2.2KX2
[13,41] LPC_LAD1
LPC_LAD2 8 LAD1/GPM1(3) SMDAT0/GPB4 115 SMBCLK1
SMBDAT0 [43,44] Charge ,BAT SMBDAT1 1 2
[13,41] LPC_LAD2 LAD2/GPM2(3) SM BUS SMCLK1/GPC1 SMBCLK1 [13]
LPC_LAD3 7 116 SMBDAT1 SMBCLK1 3 4
[13,41] LPC_LAD3
PLTRST# 22 LAD3/GPM3(3) SMDAT1/GPC2 117 EC_PECI SMBDAT1 [13] PCH
[12,20,41,42] PLTRST# LPCRST#/GPD2 PECI/SMCLK2/GPF6(3)
CLK_33M_EC 13 118 SIO_SLP_S5#
[14] CLK_33M_EC LPCCLK/GPM4(3) SMDAT2/GPF7(3) SIO_SLP_S5# [12,46]
LPC_LFRAME# 6 SUS_ON R412 1 2 *10K_4_NC
[13,41] LPC_LFRAME# LFRAME#/GPM5(3) 85 PCH_MELOCK LID_SW # R414 1 2 10K_4
PS2CLK0/TMB0/CEC/GPF0 PCH_MELOCK [13]
BT_RADIO_DIS# 17 86 H_PROCHOT_EC
[41] BT_RADIO_DIS# LPCPD#/GPE6 PS2DAT0/TMB1/GPF1 +3.3V_RUN
89 TPCLK
PS2CLK2/GPF4 TPCLK [36]
[34] LCD_TST LCD_TST R413 0_4 LCD_TST_R 126 90 TPDATA RP9 2.2KX2
GA20/GPB5(3) PS2DAT2/GPF5 TPDATA [36]

PS/2
IRQ_SERIRQ 5 SMBDAT3 1 2
[13] IRQ_SERIRQ SERIRQ/GPM6(3)
SDM10K45-7-F 2 1 D4 EC__EXTSMI# 15 SMBCLK3 3 4
[15] SMC_EXTSMI# ECSMI#/GPD4(3)
SDM10K45-7-F 2 1 D5 EC__EXT_SCI# 23 LPC
[15] SIO_EXT_SCI# ECSCI#/GPD3
W RST# 14 GPIO
TP166 WRST#
SDM10K45-7-F 2 1 D6 RCIN# 4
DVT2 [15] EC_RCIN#
W LAN_ON/OFF# 16 KBRST#/GPB6(3) SUS_ON R415 2 1 *100K_4_NC
[41] W LAN_ON/OFF# PWUREQ#/BBO/SMCLK2ALT/GPC7(3) IMVP_VR_ON R416 *100K_4_NC
24 BREATH_LED1 LAN_PW R_EN_EC R737 *100K_4_NC
PWM0/GPA0 BREATH_LED1 [42]
25 PCIE_EC_W AKE#

[47,48,51] RUN_ON
[43] PS_ID
119
123 CRX0/GPC0
CTX0/TMA0/GPB2(3) CIR
IT8528 PWM1/GPA1
PWM2/GPA2
PWM3/GPA3
PWM4/GPA4
28
29
30
FAN1_PW M
LCD_PW M_EC
KB_BACKLITE_EN
PCIE_EC_W AKE# [42]
FAN1_PW M [38]
LCD_PW M_EC [34]
KB_BACKLITE_EN [36]
AC_OFF R743 *100K_4_NC

C 31 USB_BACK_EN +3.3V_ALW C
PWM5/GPA5 USB_BACK_EN [39]
PWM
80
[12] RSMRST# DAC4/DCD0#/GPJ4(3)

2
EC_FDIO3 104 47 FAN1_TACH
[30] EC_FDIO3 FDIO3/DSR0#/GPG6 TACH0A/GPD6(3) FAN1_TACH [38]
[39,42] USB_RIGHT_EN# USB_RIGHT_EN# 33 48 IMVP_VR_ON
GINT/CTS0#/GPD5 TACH1A/TMA1/GPD7(3) IMVP_VR_ON [49]
LID_SW # 88 R417
SDM10K45-7-F 2 1 D8 81 PS2DAT1/RTS0#/GPF3 120 EDP_BKLTEN 100K_4
[12] EC_PW RBTN# DAC5/RIG0#/GPJ5(3) TMRI0/GPC4(3) EDP_BKLTEN [12,34]
87 124 SIO_SLP_S3# D7
[41] W LAN_EC_W AKE# SIO_SLP_S3# [12,46]

1
109 PS2CLK1/DTR0#/GPF2 TMRI1/GPC6(3)
[12,38] HW PG TXD/SOUT0/GPB1
SUB_MUTE# 108 THERM_STP# 1 2 W RST#
[33] SUB_MUTE# RXD/SIN0/GPB0 [38] THERM_STP#
BID1 71 125 SYS_PW R_SW #
ADC5/DCD1#/GPI5(3) PWRSW/GPE4(3) SYS_PW R_SW # [37]
72 UART port 18 PBAT_PRES# *SDM10K45-7-F_NC
[44] IINP ADC6/DSR1#/GPI6(3) RI1#/GPD0(3) PBAT_PRES# [43]
73 21 ACAV_R 2 1 D10 C457
[41] T_W LAN ADC7/CTS1#/GPI7(3) RI2#/GPD1 ACAV_IN [37,44]
35 WAKE UP SDM10K45-7-F 1U/6.3V_4
[34] LCD_BAK RTS1#/GPE5
34
[32] BEEP PWM7/RIG1#/GPA7
EC_FDIO2 107 112 AC_PRESENT
[30] EC_FDIO2 FDIO2/DTR1#/SBUSY/GPG1/ID7(Dn) RING#/PWRFAIL#/CK32KOUT/LPCRST#/GPB7 AC_PRESENT [12]
SMBDAT3 95
[23,38] SMBDAT3 CTX1/SOUT1/GPH2/SMDAT3/ID2
SMBCLK3 94
Thermal [23,38] SMBCLK3 CRX1/SIN1/SMCLK3/GPH1/ID1
105
[30] EC_SPI_SLK FSCK
101 R760 0_4
[30] EC_SPI_CS# FSCE# T_DDR [19]
102 EXTERNAL SERIAL FLASH Board ID Straps
[30] EC_SPI_DIN FMOSI +3.3V_ALW +3.3V_ALW
103 66 BID0
[30] EC_SPI_DO FMISO ADC0/GPI0(3) 67 USB_CHG_DET#_EC
ADC1/GPI1(3) USB_CHG_DET#_EC [37]
MY16 56 68 SUS_PW R_ACK
[36] MY16 KSO16/SMOSI/GPC3(3) ADC2/GPI2(3) SUS_PW R_ACK [12]

2
VGA_PW R_LEVEL_EC# 57 69 AC_OFF
KSO17/SMISO/GPC5(3) ADC3/GPI3(3) AC_OFF [43]
BAT_LED_AMBER 32 70 CAP_LED
B [42] BAT_LED_AMBER PWM6/SSCK/GPA6 ADC4/GPI4(3) CAP_LED [36] B
SUS_ON R418 R419
[51] SUS_ON
USBP0_BUS_SW _CB0 100 A/D D/A *100K/F_4_NC 24.3K/F_4
[39] USBP0_BUS_SW _CB0 SSCE0#/GPG2
106 SPI ENABLE

1
MY[0..15] SSCE1#/GPG0(Up) 76 BID0
[36] MY[0..15] TACH2/HDIO2/GPJ0(3) EC_SPI_IO2 [30]
MY0 36 77 BID1
KSO0/PD0 HDIO3/GPJ1(3) EC_SPI_IO3 [30]
MY1 37 78 W LAN_EC_PW R_EN#
KSO1/PD1 DAC2/TACH0B/GPJ2(3) W LAN_EC_PW R_EN# [41]

1
MY2 38 79 IMVP_PW RGD 100K/F_4: CS41002FB28
KSO2/PD2 DAC3/TACH1B/GPJ3(3) IMVP_PW RGD [12,49]
MY3 39 45.3K/F_4: CS34532FB18
MY4 40 KSO3/PD3 R422 R423
[23,50] VGA_PW R_LEVEL KSO4/PD4 KBMX 24.3K/F_4: CS32432FB19
MY5 41 *20K/F_4_NC 20K/F_4 12K/F_4 : CS31202FB15
MY6 42 KSO5/PD5
6.49K/F_4: CS26492FB23

2
KSO6/PD6
3

MY7 43 1.65K/F_4: CS21652FB29


Q20 2 VGA_PW R_LEVEL_EC# MY8 44 KSO7/PD7
MY9 45 KSO8/ACK#
2N7002W KSO9/BUSY
MY10 46 BID0
1

MY11 51 KSO10/PE 2 BAT_LED_W HITE 000 0.5V PU 100K OPT


BAT_LED_W HITE [42]
KSI3/SLIN#

KSO11/ERR# CK32KE/GPJ7(3)
KSI1/AFD#
KSI0/STB#

KSI2/INIT#

MY12 52 CLOCK 128 LCD_DBC_R R483 *0_4_NC 001 1.0V PU 45.3K


KSO12/SLCT CK32K/GPJ6(3) LCD_DBC [34]
MY13 53 010 1.5V PU 24.3K
VCORE

KSO13
AVSS

MY14 54 R766 *0_4_NC 100 2.0V PU 12K


KSI4
KSI5
KSI6
KSI7

VSS

VSS
VSS
VSS
VSS
VSS

KSO14 EC_RTC_RST [13]


MY15 55 101 2.5V PU 6.49K
+3.3V_ALW KSO15 R627 110 3.0V PU 1.65K
100K_4 111 0V NO PU
58
59
60
61
62
63
64
65

27
49
91
113
122

75

12

LID_SW #
BID1
MX0
MX1
MX2
MX3
MX4
MX5
MX6
MX7

000 0.5V PU 100K EVT (X00)


001 1.0V PU 45.3K DVT1 (X01)
010 1.5V PU 24.3K DVT2 (X02)
1

MX[0..7] 100 2.0V PU 12K PILOT (AOO)


[36] MX[0..7] IMVP7_PROCHOT# [7,44,49]
2

HE1 C460 101 2.5V PU 6.49K


VDD

OUT

A A
2

C459 0.1U/16V/X7R_4 110 3.0V PU 1.65K


DVT2
3

C458 0.1U/16V/X7R_4 111 0V NO PU


VSS

+3.3V_EC L5 H_PROCHOT_EC 2 2N7002W


1U/6.3V_4
1

FCM1005KF-121T05 Q27
APX9132H AI-TRG 2 1 +3.3V_ALW _AVCC C815
3

22P/50V_4
Quanta Computer Inc.
2

C461 R424
L6 0.1U/16V/X7R_4 *100K_4_NC
FCM1005KF-121T05
PROJECT : AM7
1

2 1 EC_AVSS
Size Document Number Rev
C0
SIO (ITE8528H)
Date: Thursday, May 08, 2014 Sheet 29 of 51
5 4 3 2 1
5 4 3 2 1

For EC 4Mbit (512K Byte) +3.3V_ALW

RTC BATTERY 30
For Share ROM 64Mbit (8M Byte) +3V_RTC +3.3V_RTC_LDO

1
1
D R425 R426 D

10K_4 10K_4
(non Rechargable BATT)

2
2
R724 0_4 EC_HOLD#
[29] EC_FDIO3
R725 0_4 EC_W P# Layout note:
[29] EC_FDIO2
RTCD1
30mils
1
U18
R755 33_4 EC_CS# 1 8 3 RTCBT1
[29] EC_SPI_CS# CE# VDD
R756 33_4 EC_SLK 6 RTCR1 1K_4
[29] EC_SPI_SLK SCK
R757 33_4 EC_DIN 5 2 +RTC_2 1 2 +RTC_1
[29] EC_SPI_DIN SI 1

1
R758 33_4 EC_DO 2 7
[29] EC_SPI_DO SO HOLD# C462 2
BAT54CW
3 4 0.1U/16V/X7R_4

2
WP# VSS 53011-00201-001
W 25Q64FVSSIQ
DVT2

1
C463
1U/6.3V_4

2
C RTC-BATTERY C

For PCH 32Mbit (4M Byte)

+3.3V_SUS

1
R427 R428
B *10K_4_NC *10K_4_NC B
check to BIOS
TP for ICT flash BIOS process EMI
2

2
R722 *15_4_NC
[29] EC_SPI_IO3
R723 *15_4_NC EC_SPI_SLK EC44 *10P/50V_4_NC
[29] EC_SPI_IO2
PCH_SPI_CS0# TP83 EC_SPI_CS# TP84
PCH_SPI_IO3 R611 *15_4_NC SPI_HOLD# PCH_SPI_CLK TP85 EC_SPI_SLK TP86 PCH_SPI_CLK EC45 *10P/50V_4_NC
[13] PCH_SPI_IO3
PCH_SPI_IO2 R610 *15_4_NC SPI_W P# PCH_SPI_SO TP87 EC_SPI_DO TP88
[13] PCH_SPI_IO2
PCH_SPI_SI TP89 EC_SPI_DIN TP90
U19 PCH_SPI_IO3 TP139
PCH_SPI_CS0# R429 *15_4_NC SPI_CS# 1 8 PCH_SPI_IO2 TP140
[13] PCH_SPI_CS0# CE# VDD
PCH_SPI_CLK R430 *15_4_NC SPI_CLK 6
[13] PCH_SPI_CLK SCK
PCH_SPI_SI R431 *15_4_NC SPI_SI 5
[13] PCH_SPI_SI SI
1

PCH_SPI_SO R432 *15_4_NC SPI_SO 2 7


[13] PCH_SPI_SO SO HOLD# C464
3 4 *0.1U/16V/X7R_4_NC
2

WP# VSS
*W 25Q64FVSSIQ_NC

R435 47/F_4
[29] EC_SPI_CS0#
R436 47/F_4
[29] EC_SPI_SO
R437 47/F_4
[29] EC_SPI_CLK
R438 47/F_4
[29] EC_SPI_SI
A A

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
C0
FLASH / RTC
Date: Thursday, May 08, 2014 Sheet 30 of 51
5 4 3 2 1
A B C D E

SATA HDD Connector 31


DG: Place TX cap close to connector
4 CN13 4

24 20
23 GND12 GND1 19 SATA_TXP4_C 0.01U/25V_4 1 2 C465
GND11 RXP SATA_TXP4 [13]
22 18 SATA_TXN4_C 0.01U/25V_4 1 2 C466
GND10 RXN SATA_TXN4 [13]
21 17
GND9 GND2 16 SATA_RXN4_C 0.01U/25V_4 1 2 C467
TXN SATA_RXN4 [13]
15 SATA_RXP4_C 0.01U/25V_4 1 2 C468
TXP SATA_RXP4 [13]
14
GND3

13
3.3V_0 12
3.3V_1 11
3.3V_2 10
GND4 9 +5V_RUN
GND5 8
GND6 7
5V_0 +5V_RUN
6 C469 *10U/6.3V_6_NC
5V_1 5
5V_2 4 C470 4.7U/6.3V_6
GND7 3
RSVD 2 C471 4.7U/6.3V_6
GND8 1
NC C472 0.1U/16V/X7R_4

CVS520EM1RB-NH
3 gs12201-1011-9f-20p-l-smt 3

ODD +5V_RUN
+5V_MOD

CN2
GND14
14

1
DG: Place TX cap close to connector Support Zero power ODD R617

Q28
*0_1206_NC

GND 2 SATA_TXP5_C C473 1 2 0.01U/25V_4 SATA_TXP5 AO6402A


A+ SATA_TXP5 [13]
3 SATA_TXN5_C C474 1 2 0.01U/25V_4 SATA_TXN5 6
2 A- SATA_TXN5 [13] 2
4 5 4
GND 5 SATA_RXN5_C C475 1 2 0.01U/25V_4 SATA_RXN5 +3.3V_ALW 2
B- SATA_RXN5 [13]
6 SATA_RXP5_C C476 1 2 0.01U/25V_4 SATA_RXP5 1
B+ SATA_RXP5 [13]
7
GND +3.3V_RUN

3
1
8 SATA_ODD_PRSNT# R440
DP 9
TP103 Internal PD, for Hot Plug function 100K_4 R441 100K_4
5V

1
10 +15V_ALW 2 1 MOD_EN_5V
5V +5V_MOD
11 SATA_ODD_MD# R442
SATA_ODD_MD# [12]

2
MD 12 10K_4
GND

3
13
GND 5 2N7002KDW

2
15 Q29A
GND15

4
6
C185C8-11305-L
2N7002KDW

1
MODC_EN 2
[15] MODC_EN Q29B C477
0.1U/25V_6

2
+5V_MOD Place caps close to connector.
1

C478 C479 C480 C832


1 1
10U/6.3V_8 1U/6.3V_4 0.1U/16V/X7R_4 *0.1U/16V/X7R_4_NC
2

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
C0
HDD / ODD
Date: Thursday, May 08, 2014 Sheet 31 of 51
A B C D E
A B C D E

C486 = 10uF for Desktop Applicaiton

32
C486 = 2.2uF for Laptop Application EMI
VREF C486 2.2U/10V_4 RING2 EARP_R1 HPOUT-JD EARP_L1 SLEEVE
Digital Plane Analog Plane
LDO1_CAP C487 10U/6.3V_6
L7 2 1 FCM1005KF-121T05
+5V_RUN +5V_AVDD
1 2

1
R691 100K_4 C488 C489 C490 C491 C492

1 1U/6.3V_4

1 1U/6.3V_4
4.7U/6.3V_6
MLVG0402220NV05BP MLVG0402220NV05BP MLVG0402220NV05BP MLVG0402220NV05BP MLVG0402220NV05BP

2
DVT2 100K is used to speed up the discharge for LDO1. It could
solve the pop sound during system boot up and reboot.
4 4
1 2 0_4 PDB +5V_AVDD

LINE1_VREFO_R
[29,33] NB_MUTE#

LINE1_VREFO_L
C483
R670

CBN C484 2

CPVEE C485 2
1

MIC2-VREFO
2
C481 C482

HPOUT-R

HPOUT-L

LDO1_CAP
R443 C493 AUD_PC_BEEP C511 BEEP1 R464 1K_4
*1M_4_NC *1U/6.3V_4_NC 4.7U/6.3V_6 0.1U/16V/X7R_4 0.1U/16V/X7R_4
BEEP [29] ALC3234 ALC3223

VREF
Parts

1
2
+3.3V_RUN
C512 SPKR1 R466 1K_4 ACZ_SPKR [13]
N/A AL003223000
0.1U/16V/X7R_4

1
R697 0Ω NC

36

35

34

33

32

31

30

29

28

27

26

25
U20 R468
*10K_4_NC
20KΩ 1%

MIC2-VREFO
HP-OUT-L

LINE1-VREFO-L

AVDD1

AVSS1
PC BEEP

VREF
CPVEE

LDO1-CAP
CPVDD

CBN

HP-OUT-R

LINE1-VREFO-R
R698 NC

2
CS32002FB29
CBP 37 24
CBP LINE2-L 200KΩ 5% 39.2KΩ 1%
38
AVSS2 LINE2-R
23 R699 CS42002FB12 CS33922FB15
C494 10U/6.3V_6 LDO2_CAP 39 22 LINE1_L
C495 10U/6.3V_6 LDO2-CAP LINE1-L 100KΩ 5%
+1.5V_RUN R669 0_6 AVDD2 40
AVDD2 LINE1-R
21 LINE1_R +3.3V_ALW R700 CS41002JB20 NC
R668 0_6 PVDD_3223 41 20 R697 1 2 0_4
PVDD PVDD1 NC
AUD_SPK_L+ 42
SPK-L+ ALC3234 MIC-CAP
19 MIC_CAP C498 2 1 10U/6.3V_6 R734 0Ω NC
C500 C496 C497 C498 Close to codec
C499 AUD_SPK_L- 43 18 SLEEVE
*0.1U/16V/X7R_4_NC 0.1U/16V/X7R_4 SPK-L- MIC2-R/SLEEVE
*10U/6.3V_6_NC 4.7U/6.3V_6
MQFN48(6X6) Trace width for SLEEVE, RING2: 40mil
AUD_SPK_R- 44 17 RING2
3 SPK-R- MIC2-L/RING2 Universal Audio Jack 3
AUD_SPK_R+ 45
SPK-R+ MONO-OUT
16 SUB_OUT
SUB_OUT [33]
(ALC3223 supported iPhone/Nokia headset
46 15 R698 *20K/F_4_NC , Headphone, Line-In and Microphone) R444 *10K_4_NC

DC DET/EAPD (DVSS)
PVDD2 SPDIFO/FRONT JD

GPIO0/DMIC-DATA
PDB 47 14 +3.3V_RUN R445 *10K_4_NC

GPIO1/DMIC-CLK
C501 C502 PDB MIC2/LINE2 JD MIC2-VREFO R446 2.2K_4
3234_EAPD# 48 13 HPOUT-JD_R R700 1 2 100K_4 R447 *10K_4_NC

SDATA-OUT
SPDIFO/GOIO2 HP/LINE1 JD

LDO3-CAP
0.1U/16V/X7R_4

SDATA-IN
4.7U/6.3V_6

DVDD-IO

PCBEEP
RESETB
BIT-CLK
49 R448 2.2K_4 R449 *10K_4_NC CON1
DVDD1

GND

SYNC
R699 2 1 200K/F_4 HPOUT-JD 3
HPOUT-L R450 20/F_6 EARP_L1 1
SLEEVE
EAPD# R734 1 2 0_4
Analog Plane
1

DIGITAL_CLK_C 3

10

11

12
ALC3234-CGFN) HPOUT-JD 5
RING2
6 7
LDO3_CAP

+3.3V_RUN
AUD_PC_BEEP Digital Plane HPOUT-R R451 20/F_6 EARP_R1 2
4

2
C506 LINE1_VREFO_L R452 4.7K_4
C505 0.1U/16V/X7R_4 EC47 EC48 2SJ3052-005111F
4.7U/6.3V_6 LINE1_VREFO_R R453 4.7K_4 100P/50V_4 100P/50V_4
DVSS

[34] DIGITAL_D1

1
R456 2 1 22_4 50 50
[34] DIGITAL_CLK

2
R454 R455
HDA_RST# 1K_4 1K_4 EC49 EC50
HDA_RST# [13]
100P/50V_4 100P/50V_4

1
+3.3V_SUS R667 1 2 0_4 +DVDD_IO HDA_SYNC
HDA_SYNC [13]
50 50
LINE1_L C503 4.7U/6.3V_6 LINE1_L_C
C508 AZ_CODEC_SDIN0 R457 1 2 33_4
HDA_SDIN0 [13]
2 C507 0.1U/16V/X7R_4 LINE1_R C504 4.7U/6.3V_6 LINE1_R_C 2
*4.7U/6.3V_6_NC HDA_SDOUT
HDA_SDOUT [13]
Close to pin.9
HDA_BITCLK CN15
HDA_BITCLK [13] 1 2
AUD_SPK_L+ SR4 *SR_0603_NC AUD_SPK_L+_L
AUD_SPK_L- SR5 1 1 2 2 *SR_0603_NC AUD_SPK_L-_L 1
C510 AUD_SPK_R- SR6 1 1 2 2 *SR_0603_NC AUD_SPK_R-_L 2
C509 AUD_SPK_R+ SR7 1 1 2 2 *SR_0603_NC AUD_SPK_R+_L 3
22P/50V_4 1 2 SUBWOOFER+ 4
4.7U/6.3V_6 [33] SUBWOOFER+ 5 7
SUBWOOFER-
[33] SUBWOOFER- 6 8
+3.3V_RTC_LDO Reserve for ALC3223
+3.3V_SUS Q30 / R459 / R467 / C513 50281-0060N-001
+3.3V_ALW Stuff on ALC3223

2
EC51 EC52
+5V_RUN PVDD *100P_4_NC *100P_4_NC
Reserve

1
1

2
+15V_ALW
1

R458 R710 0_6 50 50 EC53 EC54


R459 R460 Reserve for ALC3223 *100P_4_NC *100P_4_NC

1
*100K_4_NC *100K_4_NC
Q57
2

*100K_4_NC DVSS R711 1 2 *0_4_NC 50 50


2

+5V_ALW2 R709 *2N7002W_NC


2

5 *100K_4_NC
3 1
2

SLEEVE 3 4 R712 1 2 *0_4_NC DC_DET R666 1 2 0_4


1

R708
R467
*100K_4_NC R713 1 2 *0_4_NC EAPD# R461 1 2 0_4
EAPD# [33]
2

HDA_RST# HDA_RST#_L 2 R462 1 2 0_4


R463 1 2 0_4
Only for ALC3234
1

*10K_4_NC 6 1 R695 R465 1 2 0_4


1 DC_DET 1 2 DC_DET_R 2 Q58 10K_4 1
R707 *0_4_NC *MMST3904-7-F_NC
C513 Q30
1

*1U/6.3V_4_NC *2N7002KDW_NC

Normally DC-DET pin is low level to turn on Power Switch(Q5)


When DC be detected from Class D output,DC-DET pin is Quanta Computer Inc.
To solve the background noise while combojack floating to turn off Power Switch(Q5)
connecting to an active speaker and system entry PROJECT : AM7
Size Document Number Rev
into S3/S4/S5 without analog power C0
Audio Codec ALC3234
Date: Thursday, May 08, 2014 Sheet 32 of 51
A B C D E
A B C D E

33
+5V_RUN
+VCC_AMP

4 4
R480 1 2
1 2

1
*SJ0603_NC
EC56
*2200P/50V_4_NC
DVT2

2
+VCC_AMP ≧ 30mils
Subwoofer Amp +VCC_AMP

Very close to ALC1003

1
C515 EC68 EC69
Reserve for Input attenuation C517
0.1U/25V_6 10U/6.3V_6 *1000P/50V_4_NC *2200P/50V_4_NC
To have optimization output power

2
SUBWOOFER INPUT trace width >10 mil
Circuit reserve for AMP band pass
U31

1 2 SUB_OUT_L 1K/F_4 SUB_OUT_R SUB_OUT_C 10 3


[32] SUB_OUT INPUT PVDD
3 0_4 R767 C807 1U/10V/X5R_4 R477 C524 1U/10V/X5R_4 SUBWOOFER OUTPUT trace width >20 mil 3
SUB_PD# 7
PD# spacing < 10 mil
1 SUBW OOFER+_R *SJ0603_NC 2 1 R689 SUBW OOFER+
OUT- P 2 1 SUBW OOFER+ [32]
C837 R478 2 SUBW OOFER-_R *SJ0603_NC 2 1 R688 SUBW OOFER-
OUT- N 2 1 SUBW OOFER- [32]
*1U/10V/X5R_4_NC 2K/F_4 GAIN1 11
GAIN2 12 G1
G2 Sub Woofer 2W

1
DVT2 EC71 EC70
680P/50V_4 680P/50V_4

2
BYPASS1 8 4
BYPASS2 9 BYPASS1 NC 5
BYPASS2 NC 6
13 NC
GND

1
+VCC_AMP C525 ALC1003-VB-CGT
C780
2.2U/6.3V_6 1U/25V_6

2
Output Gain Table
1

R470 R469
*0_4_NC 0_4
GAIN1 GAIN2 Gain(Differential)

0 0 11dB
2

GAIN1
GAIN2
2 2
1 0 14dB
1

R473 R472 +VCC_AMP +3.3V_RUN 0 1 19dB


0_4 *0_4_NC

1 1 25dB
2

+3.3V_RUN
R692 R694
1K/F_4 *1K/F_4_NC

Q32
2

2N7002W

NB_MUTE# R744 *0_4_NC AMP_MUTE# 1 3 SUB_PD#


[29,32] NB_MUTE#

SUB_MUTE# R745 0_4


[29] SUB_MUTE#
1 2 D22

*SDM10K45-7-F_NC

+3.3V_RUN

1 1
Q53
2

2N7002W

EAPD# 1 3
[32] EAPD#

1 2 D23
Quanta Computer Inc.
*SDM10K45-7-F_NC PROJECT : AM7
Size Document Number Rev
C0
WOOFER/AMP
Date: Thursday, May 08, 2014 Sheet 33 of 51
A B C D E
5 4 3 2 1

CN4
DVT2
DVT2
34
31
1 +LCDVCC R682 *0_4_NC
2
3 LCD_PW M_IN +3.3V_RUN
4 DLP11SN900HL2L
5 DIGITAL_CLK2_R *SJ0402_NC 1 2 R676 EDP_AUXN_R 4 3 EDP_AUXN_C C667 0.1U/16V/X7R_4 EDP_AUXN
6 1 2 DIGITAL_CLK [32] EDP_AUXN [9]
DIGITAL_D2_R *SJ0402_NC 1 2 R677 EDP_AUXP_R 1 2 EDP_AUXP_C C666 0.1U/16V/X7R_4 EDP_AUXP
7 1 2 DIGITAL_D1 [32] DMIC EDP_AUXP [9]
8 EDP_TXP0_R EL16
D
9 EDP_TXN0_R
DVT2 R683 *0_4_NC
D
32 10 Close to CN4
11 EDP_AUXP_R
12 EDP_AUXN_R R684 *0_4_NC
13 +LCDVCC
14 EDP_TXP1_R
15 EDP_TXN1_R DLP11SN900HL2L
16 EDP_TXN1_R 4 3 EDP_TXN1_C C665 0.1U/16V/X7R_4 EDP_TXN1
17 EDP_TXN1 [9]

1
USBP8-_CN EDP_TXP1_R 1 2 EDP_TXP1_C C664 0.1U/16V/X7R_4 EDP_TXP1
18 USBP8+_CN CAMERA EDP_TXP1 [9]
C534 C535
19 EL17 0.1U/16V/X7R_4 0.1U/16V/X7R_4

2
20 R685 *0_4_NC
21 EDP_HPD [9]
22 LCD_BAK_R R686 *0_4_NC
23 LCD_TST
33 24 LCD_TST [29,34]
LCD_DBC
25 LCD_DBC [29]
DLP11SN900HL2L
26 EDP_TXN0_R 4 3 EDP_TXN0_C C662 0.1U/16V/X7R_4 EDP_TXN0
27 +LED_BL EDP_TXN0 [9]
EDP_TXP0_R 1 2 EDP_TXP0_C C663 0.1U/16V/X7R_4 EDP_TXP0
28 EDP_TXP0 [9]
29 EL18 +3.3V_RUN
30 R687 *0_4_NC
34

50473-0300M-001 R746 0_4

EL12 C532 C531


C USBP8-_CN 1 2 0.01U/25V_4 *4.7U/6.3V_6_NC C
USB2_N8 [14]
USBP8+_CN 4 3
USB2_P8 [14]
*DLP11SN900HL2L_NC

R747 0_4

DIGITAL_D2_R EC66 10P/50V_4


DIGITAL_CLK2_R EC67 10P/50V_4
+LED_BL

1
C533
0.1U/25V_6
LCD_VCC

2
+3.3V_RUN
+LCDVCC
U22
4 1
5 IN OUT
IN
1

2
3 GND C540
EN 0.1U/16V/X7R_4
2
1

C541 G5243AT11U
B 0.1U/16V/X7R_4 Brightness Power Brightness Control B
2

D13 +PW R_SRC +LED_BL


D12
1 EDP_VDDEN 1
EDP_VDDEN [12] [12] EDP_BKLTCTL
EN_LCDVCC 3 3 LCD_PW M_IN

1
2 LCD_TST 2 R489
LCD_TST [29,34] 80mil [29] LCD_PW M_EC
1

80mil
2

R490 BAT54CW 1 3 BAT54CW 10K_4


10K_4 R491
*10K_4_NC Q33

2
1

R485 AO3409
2

2
1
1

1
C536 C537
100K_4 1U/25V_6
2

0.1U/25V_6
2

2
1
+LED_BL_ON R765
120/F_6

2 1

2
BAK_EN R486 100K_4
D14

3
1 Q59
[12,29] EDP_BKLTEN
R487 10K_4 2N7002K
3 LCD_BAK_R +3.3V_RUN 1 2 R768 0_4 2
A [51] RUN_ON# A
3

2 2
[29] LCD_BAK
1

R492 Q34
1

*BAT54CW _NC EDP_VDDEN R488 *0_4_NC 2N7002W


1

10K_4 C838
R769 0_4 *0.1U/16V/X7R_4_NC
Quanta Computer Inc.
2
2

PROJECT : AM7
Size Document Number Rev
C0
EDP/CCD
Date: Thursday, May 08, 2014 Sheet 34 of 51
5 4 3 2 1
5 4 3 2 1

Reserve for EMI and close to HDMI CONN

35 [9] INT_HDMI_TXP2
INT HDMI
INT_HDMI_TXP2
INT_HDMI_TXN2
C542 1
C543 1
2 0.1U/16V/X7R_4
2 0.1U/16V/X7R_4
HDMI_TX2+_R
HDMI_TX2-_R
HDMI_TX2+_R
HDMI_TX2-_R
1
4
EXC24CG900U
2
3
HDMI_TX2+_C
HDMI_TX2-_C
HDMI_TX0+_R
HDMI_TX0-_R
3
2
EXC24CG900U
4
1
HDMI_TX0+_C
HDMI_TX0-_C
[9] INT_HDMI_TXN2
EL5 EL6
INT_HDMI_TXP1 C544 1 2 0.1U/16V/X7R_4 HDMI_TX1+_R
[9] INT_HDMI_TXP1
INT_HDMI_TXN1 C545 1 2 0.1U/16V/X7R_4 HDMI_TX1-_R
[9] INT_HDMI_TXN1
D D
INT_HDMI_TXP0 C546 1 2 0.1U/16V/X7R_4 HDMI_TX0+_R
[9] INT_HDMI_TXP0
INT_HDMI_TXN0 C547 1 2 0.1U/16V/X7R_4 HDMI_TX0-_R
[9] INT_HDMI_TXN0 DVT2
INT_HDMI_TXCP C548 1 2 0.1U/16V/X7R_4 HDMI_CLK+_R
[9] INT_HDMI_TXCP
INT_HDMI_TXCN C549 1 2 0.1U/16V/X7R_4 HDMI_CLK-_R
[9] INT_HDMI_TXCN
EXC24CG900U EXC24CG900U
HDMI_TX1+_R 1 2 HDMI_TX1+_C HDMI_CLK+_R 1 2 HDMI_CLK+_C
HDMI_TX1-_R 4 3 HDMI_TX1-_C HDMI_CLK-_R 4 3 HDMI_CLK-_C
EL7 EL8

DVT2

R495 470/F_4 HDMI_TX2+_R


R496 470/F_4 HDMI_TX2-_R

R498 470/F_4 HDMI_TX1+_R


R499 470/F_4 HDMI_TX1-_R
+HDMI_LS

R501 470/F_4 HDMI_TX0+_R


R503 470/F_4 HDMI_TX0-_R

C R505 470/F_4 HDMI_CLK+_R C


R506 470/F_4 HDMI_CLK-_R +5V_HDMIF1
3

Q35

2
2N7002K
+3.3V_RUN 2 D15
SDM10K45-7-F
D16
SDM10K45-7-F
HDMI Conn.
CN5
1

1
Female
1

R507

+5V_HDMIF1_D24
*1M_4_NC

+5V_HDMIF1_D
TYPE A
2

HDMI_TX2+_C 1 D2+
2 GND
HDMI_TX2-_C 3 D2-
HDMI_TX1+_C 4
DVT2 5
D1+
22
GND
HDMI_TX1-_C 6 D1-
R508 R509 HDMI_TX0+_C 7 D0+
Q36 2.2K_4 2.2K_4 8 GND
FDV301N HDMI_TX0-_C 9 D0-
HDMI_CLK+_C 10 CK+
HDMI_SCL 1 3 11
[12] HDMI_SCL HDMI_CLK-_C 12
GND
CK-
13 CEC
14
2

RSVD

+3.3V_RUN HDMI_CLK 15 SCL


23
B HDMI_DAT 16 B
SDA
2

17
GND
+5V_RUN HDMIF1 1206L110THYR +5V_HDMIF1 18 +5V
HDMI_SDA 1 3 19
[12] HDMI_SDA HPD

1
FDV301N
Q37 GND
0.1U/16V/X7R_4
C550 20

2
21 59058-0190D-001

+3.3V_RUN
HDMI HPD SENSE: HIGH ACTIVE

Control by HDMI device


W/ device : HIGH
W/O device : LOW
3

R510 100K_4
Q38 2 INT_HDMI_HP_L INT_HDMI_HP
MMST3904-7-F
1

INT_HDMI_HPD
[12] INT_HDMI_HPD
C834 R511
0.1U/16V/X7R_4 100K_4
1

R512
20K_4 Ib = ( Vb - Vbe<sat> ) / Rb
A Ic = ( Vc - Vce<sat> ) / Rc A
Ib >> ( Ic / 40~70 )

(3.3-0.25)/20 = 152.5uA
152.5/ 40~70 = 3.8125 ~2.179 uA
(2.9-2.1)/ 3.8125 = 183.6K
Quanta Computer Inc.
PROJECT : AM7
Size Document Number Rev
C0
HDMI
Date: Thursday, May 08, 2014 Sheet 35 of 51
5 4 3 2 1
5 4 3 2 1

36 [29] MY[0..15]

[29] MX[0..7]
MY[0..15]

MX[0..7]
Key board illumination +KB_LED power trace width >10 mil
FS1

Keyboard Connector CN6


Q50
2N7002K 192mA +5V_RUN 1
1206L050YR
2 +KB_LED_PW R +5V_RUN
J2
D 51510-03041-001 1 3 LED_GND D
1
1

1
KB_LED_DET 1 R673 2 KB_LED_DET_R 2
[12] KB_LED_DET 2
3 5 C41

32

2
3 5

1
TP162 100K_4 LED_GND 4 6 0.1U/16V/X7R_4

2
MX7 30 4 6
MX6 29 R672
MX4 28 200K_4 51575-00401-V01
MX2 27

2
MX5 26 KB_BACKLITE_EN
25 [29] KB_BACKLITE_EN
MX1 MY1 EC551 100P/50V_4
MX3 24 MY2 EC552 100P/50V_4
MX0 23 MY4 EC553 100P/50V_4
MY5 22 MY0 EC554 100P/50V_4
MY4 21
MY7 20 MX4 EC555 100P/50V_4
MY6 19 MX6 EC556 100P/50V_4
MY8 18 MX3 EC557 100P/50V_4
MY3 17 MX2 EC558 100P/50V_4
MY1 16
MY2 15
14
MY5 EC559 100P/50V_4 Vi(on_max)= -1.4V
MY0 MY6 EC560 100P/50V_4
MY12 13
12
MY3 EC561 100P/50V_4 Vi(off_min)=-0.3
MY16 MY7 EC562 100P/50V_4
[29] MY16 11
MY15
MY13 10 MY8 EC563 100P/50V_4 +5V_RUN
MY14 9 MY9 EC564 100P/50V_4
MY9 8 MY10 EC565 100P/50V_4
MY11 7 MY11 EC567 100P/50V_4
6

1
C MY10 C
CAP_LED_L 5 MX7 EC568 100P/50V_4 Q51
4 MX0 EC569 100P/50V_4 LTA014YUBFS8TL
3 47K
MX5 EC570 100P/50V_4
2 MX1 EC571 100P/50V_4 2
1
31

10K

3
MY12 EC572 100P/50V_4
MY13 EC573 100P/50V_4 CAP_LED 2
[29] CAP_LED
MY14 EC574 100P/50V_4 Q52

3
MY15 EC575 100P/50V_4 2N7002W

1
1
MY16 EC582 100P/50V_4
R252 R674
150_4
*10K_4_NC 1 2 CAP_LED_L

2
8.67mA

B
Touch Pad Connector B

+3.3V_RUN

+3.3V_RUN 25 mils

2
C836 1 2 *0.1U/16V/X7R_4_NC
R515 4.7K_4 TPDATA R514

2
R516 4.7K_4 TPCLK C576 1 2 0.1U/16V/X7R_4
DVT2 *SJ0402_NC

1
C577 1 2 0.1U/16V/X7R_4

1
50503-0080N-001
+3.3V_TP_PW R
SMB_RUN_DAT R517 1 2 *SJ0402_NC TP_SMB_RUN_DAT 8 10
[13,18,19] SMB_RUN_DAT SMB_RUN_CLK R518 1 1 2 2 *SJ0402_NC TP_SMB_RUN_CLK 7 9
[13,18,19] SMB_RUN_CLK 1 2 6
5
4
R720 1 2 *SJ0402_NC TPDATA-1 3
[29] TPDATA 1 2 2
R721 1 2 *SJ0402_NC TPCLK-1
[29] TPCLK 1 2 1
CN7

A A

EC580 *10P/50V_4_NC

EC581 *10P/50V_4_NC

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
C0
KB/TP
Date: Thursday, May 08, 2014 Sheet 36 of 51
5 4 3 2 1
A B C D E

3VALW ON POWER LOGIC


+3.3V_RTC_LDO
+3.3V_ALW

+3.3V_ALW +3.3V_RTC_LDO 37

2
+3.3V_RTC_LDO
R522

1
100K_4
4 R696 4

2
*10K_4_NC

1
R519
D19 10K_4

2
1
USB_CHG_DET#_EC [29]

1
3 R626
[39] USB_CHG_DET#

2
C835 *10K_4_NC
2 LATCH 0.1U/16V/X7R_4 R520 R521
100K_4 100K_4

2
BAT54CW
SYS_PW R_SW # [29]

1
1
D18
1 C580
0.1U/16V/X7R_4

2
POW ER_ SW _IN0# 3
[42] POW ER_ SW _IN0# 3.3V_ALW _ON [38]
2

1
C566 BAT54CW

3
*0.1U/16V/X7R_4_NC C827
LATCH 5 Q39A 0.01U/25V_4

2
2N7002KDW

4
1
C581
*0.1U/16V/X7R_4_NC

2
3 3

6
2 Q39B
[29,45] ALW _ON
2N7002KDW
Close to H3 Close to H8

1
+PW R_SRC +PW R_SRC

3
2N7002W
1

2
C820 C821 [29,44] ACAV_IN Q40
0.1U/25V_6 0.1U/25V_6
2

1
CPU
2 MB H11 H12 H13 H10
2

H1 H2 H3 H18 h-Tc260BC150d150p2 h-Tc260BC150d150p2 h-Tc260BC150d150p2 h-Tc260BC150d150p2


H-TC197BC276D98P2 H-TC304BC276D98P2 H-TC304BC276D98P2 H-C107X87D107X87N
DVT2

1
1

H4 H5 H14 H6
H-TC304BC276D98P2 H-TC304BC276D98P2 H-TC304BC276D177P2 O-R08-1
H7 H8 H9
GPU
h-Tc260BC150d150p2 h-Tc260BC150d150p2 h-Tc260BC150d150p2
1

1
H15 H16 H17
H-C107X87D107X87N H-TC276BC315D118P2 H-C87D87N
1 1
1

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
C0
3VALW ON POWER LOGIC
Date: Thursday, May 08, 2014 Sheet 37 of 51
A B C D E
1 2 3 4 5 6 7 8

FAN CONN HWPG

+3.3V_RUN
38
R603
A
+5V_FAN 10K_4 A

C582 4.7U/6.3V_6 R259 1 2


[46] DDR_PW RGD 1 2
*SJ0402_NC
C583 0.1U/16V/X7R_4 +5V_FAN
R524 10K_4
+3.3V_RUN Max Current : mA R261 1 2 HW PG
[47] 1.05V_PW RGD 1 2 HW PG [12,29]
*SJ0402_NC
50278-00401-001 +5V_FAN +5V_RUN
[29] FAN1_PW M 1
[29] FAN1_TACH 2 5 R523 *0_8_SJ_NC
3 5 6
4 6
FAN1
DVT2

R605 1 2 THERM_STP#
*SJ0402_NC 1 2

R606 1 2
[45] +3.3V_EN2 1 2 3.3V_ALW _ON [37]
*SJ0402_NC

R654 *0_4_NC
DGPU_OVT# [23]

B B

SYS_SHD#
THERMAL IC OTP 85 degree C 2K 7.5K 10.5K 14K 18.7K
ALERT#
+3.3V_RUN R526 1 2 18.7K/F_4 THERM_ALERT#

+3.3V_RUN R527 2K/F_4 SYS_SHDN# 2K 77'C 87'C 97'C 107'C 117'C

Need closed to CPU OTP 85 degree : R526= 18.7K, R527= 2K


7.5K 79'C 89'C 99'C 109'C 119'C

Place under CPU 10/20mils


C
10.5K 81'C 91'C 101'C 111'C 121'C C
REM_DIODE1_P

C584 C585 U23


3

1 8 SMBCLK3 14K 83'C 93'C 103'C 113'C 123'C


Q42 2 *2200P/50V_4_NC 2200P/50V_4 VDD SCL SMBCLK3 [23,29]
MMST3904-7-F 2 7 SMBDAT3
2

DP SDA SMBDAT3 [23,29]


1

50 REM_DIODE1_N 50 3 6 THERM_ALERT# 18.7K 85'C 95'C 105'C 115'C 125'C


DN ALERT#
4 5
SYS_SHDN# GND
NCT7718W
1

C586

0.1U/16V/X7R_4 SYS_SHDN#
2

Q43
2N7002W

1 3 THERM_STP#
THERM_STP# [29]
2

D D

[12,29] EC_PW ROK R528 2 1 *0_4_SHORT_NC


2

R529 Quanta Computer Inc.


47K_4 External resistor is required for output de-glitch.
PROJECT : AM7
1

Size Document Number Rev


C0
FAN & THERMAL
Date: Thursday, May 08, 2014 Sheet 38 of 51
1 2 3 4 5 6 7 8
5 4 3 2 1

I continuous 1.5A

39
OC 2.0A M13 Request
+5V_ALW U25 +USB_SIDE1_PW R

2
3
UP7549QRA8-20
IN1 OUT3
8
7
+USB_SIDE1_PW R
USB3.0/2.0 COMBO X 1
IN2 OUT2

1
6 CN8
C591 C592 4 OUT1
1 EN# +USB_SIDE1_PW R 1

2
*10U/6.3V_8_NC GND 5 VBUS
OC# USB_OC0# [14]
D USB2_N0_C 2 D
0.1U/16V/X7R_4 USB2_P0_C 3 D- USB2.0
D+
USB_RIGHT_EN# EL14 4
[29,42] USB_RIGHT_EN# GND
1 2 USB3.0_RX1-_C
[14] USB3_RXN1
4 3 USB3.0_RX1+_C USB3.0_RX1-_C 5
[14] USB3_RXP1 SSRX-
USB3.0_RX1+_C 6
+USB_SIDE1_PW R DLP11SN900HL2L SSRX+
close to conn DVT2 USB3.0_TX1-_C 8 USB 3.0
USB3.0_TX1+_C 9 SSTX- 10
100 mil SSTX+ GND 11
7 GND 12
GND GND
1

1
C597 13
C595 C596 0.1U/16V/X7R_4 C598 EL19 GND
*10U/6.3V_8_NC 10U/6.3V_8 150P/50V_4 C593 1 2 0.1U/16V/X7R_4 USB3.0_TX1-_R 1 2 USB3.0_TX1-_C 10375-00001
[14] USB3_TXN1
2

2
C594 1 2 0.1U/16V/X7R_4 USB3.0_TX1+_R 4 3 USB3.0_TX1+_C
[14] USB3_TXP1
DLP11SN900HL2L
Need closed to CN8
EU1 AZ1045-04F
USB3.0_RX1-_C 1 10 USB3.0_RX1-_C
1- NC
USB3.0_RX1+_C 2 9 USB3.0_RX1+_C
DVT2 1+ NC
3 8
ESD Function
Place ESD diodes as close as USB connector. USB3.0_TX1-_C 4
GND GND
7 USB3.0_TX1-_C
EL9 +5V_ALW 2- NC
1 2 USB2_N0_C ESD4 USB3.0_TX1+_C 5 6 USB3.0_TX1+_C
[14] USB2_N0 2+ NC
C 4 3 USB2_P0_C USB2_N0_C 1 6 USB2_N5_L C
[14] USB2_P0 1 6
2 5
DLP11SN900HL2L USB2_P0_C 3 2 5 4 USB2_P5_L
3 4
TVL ST23 04 AD0

USBP0_BUS_SW_CB0 Mode Operating at USB Power share DVT2


+USB_SIDE2_PW R +USB_SIDE2_PW R
High CDP S0, 1.5 A
CN9

Low DCP, Auto-detect S3/S4/S5, 2.1/1.5 A C603 1 2 150P/50V_4 100 mil 1


EL20 VBUS
C604 1 2 *10U/6.3V_8_NC USB3_RXN2 1 2 USB3.0_RX2-_C USB2_N5_L 2
[14] USB3_RXN2 D-
USB3_RXP2 4 3 USB3.0_RX2+_C USB2_P5_L 3 USB2.0
[14] USB3_RXP2 D+
C606 10U/6.3V_6
DLP11SN900HL2L 4
C607 1 2 0.1U/16V/X7R_4 GND
+5V_ALW USB3.0_RX2-_C 5
USB3.0_RX2+_C 6 SSRX-
Close to CONN SSRX+
USB3.0_TX2-_C 8 USB 3.0
R533 R534 EL21 USB3.0_TX2+_C 9 SSTX-
B 78.7K/F_4 C785 1 2 0.1U/16V/X7R_4 USB3_TXN2_L 1 2 USB3.0_TX2-_C SSTX+ 11 B
22.6K/F_4 [14] USB3_TXN2 GND
C784 1 2 0.1U/16V/X7R_4 USB3_TXP2_L 4 3 USB3.0_TX2+_C 7 12
[14] USB3_TXP2 GND 12 13
DLP11SN900HL2L 10 GND 14
ILIM_LO

USB_OC2# [14] [37] USB_CHG_DET# D1 DETECT GND


ILIM_HI

1
C599 *4.7U/6.3V_6_NC +5V_ALW
EC26 YUSB0012-P001A
100P/50V_4

2
C600 0.1U/16V/X7R_4
17
16
15
14
13

U26 R540
DVT2
*10K_4_NC +USB_SIDE2_PW R
PwPd

ILIM_LO
GND
ILIM_HI

FAULT

1 12 EL10
2 IN OUT 11 USB2_N5_R USB2_N5_R 1 2 USB2_N5_L
[14] USB2_N5
3 DM_OUT DM_IN 10 USB2_P5_R USB2_P5_R 4 3 USB2_P5_L
Need closed to CN9
[14] USB2_P5 DP_OUT DP_IN
4 9 USB3_STATUS
R541 1 2+5V_ALW _USB3 ILIM_SEL STATUS DLP11SN900HL2L EU2
+5V_ALW 1 2
*SJ0402_NC
CTL1
CTL2
CTL3
1

USB3.0_RX2-_C 5 6 USB3.0_RX2-_C
EN

C605 +5V_ALW 2+ NC
*100P/50V_4_NC TPS2546RTER USB3.0_RX2+_C 4 7 USB3.0_RX2+_C
DVT2
2

5
6
7
8

2- NC
3 8
GND GND
USB3.0_TX2-_C 2 9 USB3.0_TX2-_C
USB3_CTL2 R542 100K_4 1+ NC
[29] USB_BACK_EN
USB3.0_TX2+_C 1 10 USB3.0_TX2+_C
1- NC
1

A A
C608
AZ1045-04F
*100P/50V_4_NC R89 mA
2

[29] USBP0_BUS_SW _CB0 OC 22.6k ohm 2224


limitation Quanta Computer Inc.
1

C609 23.2k ohm 2167


*100P/50V_4_NC PROJECT : AM7
2

Size Document Number Rev


C0
USB3/USB Charger
Date: Thursday, May 08, 2014 Sheet 39 of 51
5 4 3 2 1
5 4 3 2 1

40
D
T2 D

SD_CMD
SD_D2
SD_D3

SD_D5
24
23
22
21
20
19
U27 +V3.3DX_CR +3.3V_RUN

1
C610

48MHz_In
SP10
SP9
SP8
SP7
SP6
1U/6.3V_4

2
AV18 1 18 SD_CLK_R ER1 22_4 SD_CLK EC27 27P/50V_4
EL11 DLP11SN900HL2L R543 6.2k/F_4 RREF 2 AV18 SP5 17
1 2 USBP11-_L 3 RREF SP4 16 SDREG C611 1 2 1U/6.3V_4 R544 *0_8_SJ_NC
[14] USB2_N11 4 3 USBP11+_L 4 DM RTS5176E-GRT SDREG 15
[14] USB2_P11 5 DP QFN24 MS_INS# 14 SD_D7 T3
+V3.3DX_CR 3V3_IN SP3
6 13 SD_D0

CARD_3V3
3V3_IN SP2

SD_DAT1
1

SD_CD#
C612 C613

3V3_IN
GPIO

SP1
4.7U/6.3V_6 0.1U/16V/X7R_4 25

2
E-PAD

7
8
9
10
11
12
C +CARD_3V3 C

SD_CD#
SD_WP
SD_D1
T4

B
SD / MMC B

CARD READER
Place close to JCARD1
Connector +CARD_3V3 SD_D2
SD_D3
1
2 DAT2
SD_CMD 3 DAT3
SD_CD# 4 CMD
5 C/D
6 VSS1
+CARD_3V3 VDD
SD_CLK 7
C614 8 CLK
C615 SD_D0 9 VSS2
SD_D1 10 DAT0
4.7U/6.3V_4 0.1U/16V/X7R_4 DAT1
SD_W P 11
12 W/P
13 GND
14 GND
15 GND
GND
CS1S-311-H-N
DFHD11MR018
card-cs1s-318-h-n-11p-r

A A

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
C0
Card Reader RTS5176E
Date: Thursday, May 08, 2014 Sheet 40 of 51
5 4 3 2 1
A B C D E

+3.3V_AUX
41
CN10 +3.3V_AUX
R748 0_4
W LAN_W AKE#_R R545 1 2 10K_4
*DLW 21HN900HQ2L_NC 1
NGFF 2
USB2_P9 4 3 USB2_P9_R 3 GND 3.3Vaux 4 W LAN_CLKREQ# R546 1 2 10K_4
4 [14] USB2_P9 4
USB2_N9 1 2 USB2_N9_R 5 USB_D+ 3.3Vaux 6
[14] USB2_N9 USB_D- LED#1(O)
7 8
EL22 9 GND PCM_CLK(IO) 10
11 SDIO CLK(O) PCM_SYNC(IO) 12
R749 0_4 13 SDIO CMD(IO) PCM_OUT(O) 14
15 SDIO DAT0(IO) PCM_IN(I) 16
M.2 (NGFF) 17
19
SDIO DAT1(IO)
SDIO DAT2(IO)
LED#2(O)
GND
18
20
WLAN/BT(Option) 21
23
SDIO DAT3(IO) UART Wake(O)
SDIO Wake(I) UART Tx(O)
22
24
+3.3V_AUX

25 SDIO Reset(O) Notch 26


27 Notch Notch 28
Notch Notch

1
29 30
31 Notch Notch 32 C616 C817 C617 C618 C619
33 Notch UART Rx(I) 34 0.1U/16V/X7R_4 0.047U/10V_4 0.1U/16V/X7R_4 0.047U/10V_4 4.7U/6.3V_6

2
PCIE_TXP4 35 GND UART RTS(O) 36
[14] PCIE_TXP4 PERp0 UART CTS(I)
PCIE_TXN4 37 38
[14] PCIE_TXN4 PERn0 CLink RESET(I)
39 40
PCIE_RXP4 41 GND CLink DATA 42
[14] PCIE_RXP4 PETp0 CLink CLK
PCIE_RXN4 43 44
[14] PCIE_RXN4 PETn0 COEX3
45 46
47 GND COEX2 48
[14] CLK_PCIE_W LANP REFCLKP0 COEX1
49 50
[14] CLK_PCIE_W LANN REFCLKN0 SUSCLK(32kHz)(O)
51 52 PLTRST#
W LAN_CLKREQ# 53 GND PERST0#(O) 54 BT_RADIO_DIS#
CLKREQ0# W_DISABLE#2(I) BT_RADIO_DIS# [29]
1 2 W LAN_W AKE#_R 55 56 W LAN_ON/OFF#
[29] W LAN_EC_W AKE# PEWake0# W_DISABLE#1(I) W LAN_ON/OFF# [29]
R736 0_4 57 58 LPC_LAD0_R R552 1 2 0_4 LPC_LAD0
59 GND NFC I2C SM DATA(IO) 60 LPC_LAD1_R R551 1 2 0_4 LPC_LAD1 LPC_LAD0 [13,29]
3 61 PERp1 NFC I2C SM CLK(I) 62 LPC_LAD2_R R550 1 2 0_4 LPC_LAD2 LPC_LAD1 [13,29] 3
63 PERn1 NFC I2C IRQ(O) 64 LPC_LAD3_R R549 1 2 0_4 LPC_LAD3 LPC_LAD2 [13,29]
65 GND NFC Reset#(I) 66 LPC_LFRAME#_R R548 1 2 0_4 LPC_LFRAME# LPC_LAD3 [13,29]
PETp1 RESERVED LPC_LFRAME# [13,29]
67 68 LPC_RST#_R R553 1 2 0_4 PLTRST#
PETn1 RESERVED PLTRST# [12,20,29,42]
69 70 CLK_33M_DEBUG
GND RESERVED CLK_33M_DEBUG [14]
71 72
73 RESERVED 3.3Vaux 74
75 RESERVED 3.3Vaux For Debug Only, Remove at QT

GND
GND
GND

80152-2181

76
77

+3.3V_RUN +3.3V_AUX
+3.3V_ALW
2 2
R555 *0_1206_NC
+3.3V_AUX +3.3V_ALW

1
Q46
AO6402A RT1
6 close to Q46 10K/NTC_4
R704 5 4
10K_4 2
PCIE_CLKREQ_W LAN# [14]

2
1
C816 T_W LAN
[29] T_W LAN
PCIE_CLK_REQ3#_R_L 0.1U/16V/X7R_4

3
3

1
W LAN_CLKREQ# 5 Q55A 2 Q55B R556 100K_4 R665
2N7002KDW 2N7002KDW +15V_ALW 2 1 +3.3V_AUX_ON 1.5K/F_4
4

2
R705 2 1 *0_4_NC
3

1
W LAN_EC_PW R_EN# 2
[29] W LAN_EC_PW R_EN#
Q49 C620
2N7002W 0.1U/25V_6
1

1 1

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
C0
WLAN/BT
Date: Thursday, May 08, 2014 Sheet 41 of 51
A B C D E
5 4 3 2 1

MB to IO BD Connector
+5V_ALW
Battery LED 42

1
CN14
D C766 C779 +5V_ALW D
0.1U/16V/X7R_4 1U/6.3V_4

2
31 1 +5V_ALW
32 31 1 2
32 2 Check LED P/N

1
33 3
34 33 3 4 C810
34 4 5 D24
+3VLANVCC 0.1U/16V/X7R_4

2
5 6
6 7
7 +3.3V_RUN
35 8 BREATH_LED1 W HITE/YELLOW
35 8 BREATH_LED1 [29]
36 9 POW ER_ SW _IN0#
POW ER_ SW _IN0# [37]

3
36 9 10 USB_RIGHT_EN#
10 USB_RIGHT_EN# [29,39] +3.3V_RUN
White(1:2)
11 USB_OC1#
11 USB_OC1# [14]
12 PLTRST#
12 PLTRST# [12,20,29,41]
13 PCIE_EC_W AKE#
13 14 PCIE_CLKREQ_LAN#
PCIE_EC_W AKE# [29] Check LED Spec to set resistor
14 PCIE_CLKREQ_LAN# [14]

1
15
15 16 C767
16 17 0.1U/16V/X7R_4

2
17

1
18
18 19 USB2_N1 R2 R4
19 20 USB2_P1 USB2_N1 [14]
20 USB2_P1 [14] 330_4 470_4
21
21 22 CLK_PCIE_LANP
CLK_PCIE_LANP [14]

2
22 23 CLK_PCIE_LANN
23 CLK_PCIE_LANN [14]
24
24 25 PCIE_RXN3 Q1B Q1A
25 PCIE_RXN3 [14]

3
26 PCIE_RXP3 2N7002KDW 2N7002KDW
26 PCIE_RXP3 [14]
27 BAT_LED_W HITE 2 5 BAT_LED_AMBER
27 +3VLANVCC [29] BAT_LED_W HITE BAT_LED_AMBER [29]
C 28 PCIE_TXN3 C
28 PCIE_TXN3 [14]

1
29 PCIE_TXP3
PCIE_TXP3 [14]

4
29 30 C808 R702 R701
30 *100P/50V_4_NC *10K_4_NC C809
*10K_4_NC

1
*100P/50V_4_NC
CVS5302M1RA-NH C777 C778

2
0.1U/16V/X7R_4 1U/6.3V_4

B B

LAN POWER
C3
1U/6.3V_4
+3.3V_ALW 1 2

+3VLANVCC +3.3V_RUN
U63
DVT2
TPS22965DSGR
DVT2
1 8 +3VLAN 2 1 R608 R607 2 1 *0_6_NC
R671 VIN_01 VOUT_02 2 1
*SJ0402_NC 2 7 *SJ0603_NC
VIN_02 VOUT_01
1 2 LAN_PW R_EN_EC_R 3 6 LAN_CT C2
[29] LAN_PW R_EN_EC 1 2 ON CT
0.1U/10V_4
+5V_ALW 4 5
PAD

VBIAS GND
1

C1
1

1000P/50V_4
9

C4 C5
0.1U/10V_4 0.01U/25V_4
2

A A

DVT2
Quanta Computer Inc.
PROJECT : AM7
Size Document Number Rev
C0
IO BD CONN/LED
Date: Thursday, May 08, 2014 Sheet 42 of 51
5 4 3 2 1
A B C D E

EC1
0.1U/25V_6
2 1

EC2
1000P/50V_4
2 1

EC3
2200P/50V_4
2 1 +VCHGR
+3.3V_ALW ESD1
1 6 SMBDAT0
2 1 6 5
1 +3.3V_ALW 1
PBAT_PRES# 3 2 5 4 SMBCLK0
3 4

1
BATCONN (C144BV-10908-L)
9 TVL ST23 04 AD0
BATT1+ 8 PR1 1 2 100_4 PR2
BATT2+ 7 SMBCLK0 [29,44]
10K_4
SMB_CLK 6 PR3 1 2 100_4
SMBDAT0 [29,44]

2
SMB_DAT 5
BATT_PRES# 4 PR4 1 2 100_4
SYSPRES# 3 PBAT_PRES# [29]
BATT_VOLT 2
BATT1- 1
BATT2- EL1
JBAT1 HCB2012VF-121T50(120,5A)
1 2 +DC_IN_SS

EL2 PQ1
HCB2012VF-121T50(120,5A) AON7403
1 2 +DC_IN 1 8
2 7
3 6

1
5

1
1

1
PC3 PC1 PR5 PR8

4
1
EC5 EC4 EC6 PC2 PR7 0.01U/25V_4 0.1U/25V_6 6.8K_4 6.8K_4

2
2200P/50V_4 1000P/50V_4 0.1U/25V_6 EC7 PR6 0.47U/25V_6 240K_4
2

2
0.1U/25V_6 2.4K_12

2
2
2 PQ2 2

4
IMD2AT108

3
PQ3A PR9 5 PQ4A
[44] AC_OK

3
2N7002KDW 47K_4 2N7002KDW
5

4
4
PR10 PR11
HW1 1K_4 *10K_4_NC

1
2 1 2 1 +3.3V_ALW
[29] AC_OFF
PC4

2
1U/25V_6
1

PR204 PQ3B
*10K_4_NC 2N7002KDW PR12

6
1K_4
PBAT_PRES# 2 PBAT_PRES# 1 2 2 PQ4B
2

2N7002KDW
3 3

1
1

1
HW2 *100K_4_NC
PR13 HW3 PC5
0.01U/25V_4

2
2

CN1
HEADER 5P 1R MR(P1.5,H4.45)

5 +DCIN_JACK
Adapter2+
4 +5V_ALW 2 +3.3V_ALW
Adapter1+
3 DOCK_PSID
PSID
2
Adapter2-
1

1
Adapter1-
PR14
Q1 2.2K_4
PQ5
2

EL3 FDV301N PR15 PD1


3

FCM1005KF-102T03(1000 300MA) 33_4 BAV99W -7-F


1 2 3 1 1 2
PS_ID [29]
1

PR16
10K_4
The ESD is highly potential
2

PR17 1 2 +5V_ALW 2
4 4
100K_4 issue on PSID pin(Q1), a
1

Gate-Source zener for ESD


2
1

2 PQ6
PC6 MMST3904-7-F ruggedness, such as
1

PD7 100P/50V_4
FDV301N(Fairchild) is
2

*BAS316_NC
Quanta Computer Inc.
2

PR18 recommended or able to sustain


15K_4
6KV ESD protection. PROJECT : AM7
2

Size Document Number Rev


B0
DCIN/BATT
Date: Thursday, May 08, 2014 Sheet 43 of 51
A B C D E
A B C D E

+PWR_SRC

PQ8
AON7403

1 8
2 7
3 6
PQ9 5
AON7403 PR19
0.01_0612

4
8 1

1
+DC_IN_SS 7 2 1 2
+DC_IN_SS 1 2
6 3 1P 2P EC584 EC583 +DC_IN_SS
1 REGN_LDO 5 1P 2P *2200P/50V_4_NC *0.1U/25V_6_NC 1

2
1

1
4
PR23 PR24 PC7
1

10K_4 100K_4 1U/25V_6 PR21

2
1 2 1 2 470K_4
[43] AC_OK
PR22

2
10K/F_4
2

3
5 PQ10A PC8
[29,37] ACAV_IN
2N7002KDW 0.1U/10V_4
2 1

4
REGN_LDO
1

1
PC9 PC10

1
PR25 0.1U/25V_4 0.1U/25V_4

2
12.4K/F_4 VCHGR_DH
TP1
PR26
2

10K_4 REGN_LDO VCHGR_DL TP2

2
ACP ACN
6

PQ10B 2 PC11 1U/10V_6

1
2N7002KDW REGN_LDO 1 2

1
EC10 EC11 PC12 PC13
1

2200P/50V_4 0.1U/25V_6 10U/25V_8 10U/25V_8

ACP

ACN

2
PD2
SDM10K45-7-F
+DC_IN_SS CMPOUT 3 16 2 1 +VCHGR
CMPOUT REGN
PD3 PR28 PC14 Fsw : 750K
1SS355 PR27 0_6 0.047U/25V_4
2 10_12 CMPIN 4
CMPIN BTST
17 VCHGR_BST 1 2 2 1 Charge Current : 1800mA 2

5
6
7
8
2 1 1 2

VCHGR_PG 5 18 VCHGR_DH 4 PQ11


ACOK# HIDRV
1

PC15 AON7408 +VCHGR


1U/25V_6 PR30
PR29 2 1 VCHGR_VCC 20 19 VCHGR_LX PL1 0.01_0612

1
2
3
220K/F_4 VCC PHASE 6.8UH20%8A(PCMC063T-6R8MN)
1 2 1 2
Circuit-3
2

VCHGR_ACDET 6 15 VCHGR_DL 1P 1 2 2P
ACDET LODRV 1P 2P
1

5
6
7
8

1
PR32 *SJ0402_NC

1
PC17 1 2 8 14 PC18
[29,43] SMBDAT0 1 2 SDA GND 4
PR31 0.01U/25V_4 1000P/50V_4 PC16 PC19

1 2
35.7K/F_4 PR33 *SJ0402_NC 10U/25V_8 10U/25V_8

2
1 2 9 13 SRP
2

[29,43] SMBCLK0 1 2 SCL SRP PQ12 PR34 PC20

1
2
3
AON7408 2.2_8 0.1U/10V_4
2 1 BQ24707_ILIM 10 12 SRN 1 2
+3.3V_ALW ILIM SRN

1
PR35 332K/F_4 PR36
7 11 2 1 BQ24707_ILIM PC21 PR37 PR38 PC22
[29] IINP IOUT BM# 0.1U/25V_4 10_6 7.5_6 0.1U/25V_4

2
1

*22K/F_4_NC
1

PR39
GND
GND
GND
GND
GND

2
73.2K/F_4 PC23 PC24
0.01U/25V_4 100P/50V_4
2

BQ24737RGRR
2

21
22
23
24
25

PU1

3 3

IMVP7_PROCHOT# [7,29,49]
Adapter Type : 90W REGN_LDO +DC_IN_SS
Battery: 3S2P (9V ~ 12.6V) Circuit-2
1

Total Input Current Limit :5.6A PR40 +3.3V_ALW


Hybrid Boost Current Limit : 0.8A 51.1K/F_4
1

1
Circuit-1 PR42
2

PR41 100K_4

1
10K/F_4
PQ13 PR43
2

2
2N7002W 10K_4

PR44 PR45 PD4 PQ14 PC25

2
3

1
2M/F_4 75K/F_4 1SS355 4.7U/6.3V_6

3
CMPIN 1 2 CMPOUT 1 2 2 1 2 2 MMBT3906W
+15V_ALW
1 2 5 PQ15A
2N7002KDW
1

4
6
2 PQ15B
1

2N7002KDW
2

1
PR46 PR47

1
57.6K/F_4 PC26 PC27 PR48 PR49
*100P/50V_4_NC 12.4K/F_4 0.022U/16V_4 680K_4 100K_4
1

2
2

2
4 4

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
B0
Charger (BQ24737)
Date: Thursday, May 08, 2014 Sheet 44 of 51
A B C D E
5 4 3 2 1

D D

+3.3V_RTC_LDO

PC28
1U/6.3V_4
2 1

PR50 PR51
30.9K/F_4 13K/F_4
TPS51225_FB1 1 2 TPS51225_VFB1 TPS51225_VFB2 1 2 TPS51225_FB2

1
2
PR53
PR52 20K/F_4
20K/F_4

2
PR56 PR54
+PWR_SRC +PWR_SRC

1
91K/F_4 69.8K/F_4
1 2 1 2 3.3V_DH TP3
TP4 5V_DH
1

3.3V_DL TP5

1
PC175 PC29 EC12 EC13 TP6 5V_DL EC14 EC15 PC30
10U/25V_8 10U/25V_8 0.1U/25V_6 2200P/50V_4 2200P/50V_4 0.1U/25V_6 10U/25V_8
2

2
1

5
C C

+3.3V_ALW

CS1

VFB1

VREG3

VFB2

CS2
21
GPAD
+5V_ALW 22
3.3 Volt +/- 5%
5 Volt +/- 5% GPAD Fsw : 355K
Fsw : 300K 20 6
TDC : 2.6A
[29,37] ALW_ON +3.3V_EN2 [38]
TDC 8.14A
EN1 EN2 OCP : 3.9A
PQ16 PC31 PR59 VCLK 19 7 PR60 PC32 PQ17
VCLK PDDG
8
7
6
5

5
6
7
8
OCP : 11.6A AON7506 0.1U/25V_6
2 1 1
2.2_6
2 17
PU2
9 1
2.2_6
2
0.1U/25V_6
2 1
AON7408
5V_BST 3.3V_BST
PR61 4 VBST1 TPS51225CRUKR VBST2 4 PR62
0.01_PJ 5V_DH 16 10 3.3V_DH 0.01_PJ
PL2 DRVH1 DRVH2 PL3
2.2HU20%14A(PCMC063T-2R2MN) 18 8 4.7U20%10A(PCMC063T-4R7MN)
3
2
1

1
2
3
1 2 5V_LX SW1 SW2 3.3V_LX 1 2
+5V_ALW +3.3V_ALW
1

1
25 PQ19 PC36
8
7
6
5

5
6
7
8
PC35 GPAD 23 AON7408 *2200P/50V_4_NC

VREG5
DRVL1

DRVL2
GPAD

1
*2200P/50V_4_NC 26
1 2

VO1

2
1

GPAD

VIN

*SJ0201_NC
SJ2
+ PC34 4 5V_DL 24 3.3V_DL 4

1
GPAD
1

1
220U/6.3V/E25_7343 PC37 + PC39

2
*SJ0201_NC
SJ3

*SJ0201_NC
SJ1

0.1U/10V_4 PQ18 PC176 150U/6.3V/E25_3528


1

15

14

13

12

11
PR63 AON7752 0.1U/10V_4
3
2
1

1
2
3

2
2

*2.2_8_NC PR64
*2.2_8_NC
2

TPS51225_FB2
2
TPS51225_VO1

TPS51225_FB1

TPS51225_VO1
+PWR_SRC

+5V_ALW2

1
close to
PC41 PC42 output Cap
close to 1U/6.3V_4 0.1U/25V_6

2
B output Cap B

PC43
0.1U/25V_6 BAT54SW-7-F
2 1 2 PC44
0.1U/25V_6
PD5 3 2 1

2 1 1

PC45
0.1U/25V_6
Follow ZM6 VCLK

BAT54SW-7-F
2 PC46
0.1U/25V_6
PD6 3 2 1

+15V_ALW 1
2

PR65
*100K_4_NC PC47
0.1U/25V_6
2
1

A A

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
B0
3V/5V (TPS51225RUKR)
Date: Thursday, May 08, 2014 Sheet 45 of 51
5 4 3 2 1
5 4 3 2 1

D D

[38] DDR_PW RGD

PR66
0_4
1 2
[12,29] SIO_SLP_S4#

PR67

2
*0_4_NC
1 2 1P35V_S5
[12,29] SIO_SLP_S5#
PR68 PR69
200K/F_4 91K/F_4 +PW R_SRC

1P35V_TRIP 1
1P35V_DH

1P35V_MODE
TP7

1
PR72
10K_4
R1 1P35V_DL EC16 EC17 PC48 PC49
TP8
1 2 1P35V_S3 2200P/50V_4 0.1U/25V_6 10U/25V_8 10U/25V_8
[12,29] SIO_SLP_S3#

2
PC50 +V_VDDQ
Q1
+DDR_VTT 1.35 Volt +/- 5%

17

16

20

19

18
0.047U/10V_4

0.675 Volt +/- 5% 24 Fsw : 400KHz

S3

S5

PGOOD

MODE

TRIP
PwPd

5
6
7
8
25
TDC : 1.4A 23 PwPd TDC : 7.74A
PwPd
C
22 PwPd
26 4 PQ20 OCP : 11.6A C
PR73 PC51 AON7408
PwPd 0.1U/25V_6
2.2_6
PR74 4 15 1P35V_VBST 1 2 1 2 PR75

1
2
3
0.01_PJ VTTGND VBST 0.001_PJ
1 14 1P35V_DH PL4
VTTSNS DRVH 1UH20%22A(PCMC063T-1R0MN)
2 1 3 TPS51216RUKR 13 1P35V_LX 1 2 +V_VDDQ
+DDR_VTT VTT SW
PU3

1
+DDR_VTTREF 5 11 1P35V_DL
VTTREF DRVL PC52
1

1P35V_VLDOIN 2 12 +5V_ALW 1000P/50V_4

1 2
VLDOIN V5IN

5
6
7
8

1
PC54

1
0.22U/6.3V_4 +
2
1

1
VDDQSNS
4 PQ21 PC55 PC56
PC53 PC57 AON7400AL PR76 0.1U/10V_4 390U/2.5V_5*.5.8 SJ4 SJ5

1
2

2
REFIN
1

PGND
VREF

PwPd
10U/4V_8 1U/6.3V_4 2.2_8 *SJ0201_NC *SJ0603_NC
GND
2

2
PC59
Q2

1
2
3

2
10U/4V_8
2

2
6

10

21

9
1

PR77
10K/F_4 1P35V_VDDQSNS
B B
2
1
1

PR78
PC60 30K/F_4 PC61
0.1U/10V_4 0.01U/25V_4
2

2
2

A A

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
B0
1.35V/0.675V(TPS51216RUKR)
Date: Thursday, May 08, 2014 Sheet 46 of 51
5 4 3 2 1
1 2 3 4 5

A A

PR80
360K/F_4
+5V_ALW 1P05_TON 1 2 +PW R_SRC
PC62
4.7U/6.3V_6

1
2 1
Q1 EC18 EC19 PC63
0.1U/25V_6 10U/25V_8
2200P/50V_4 +1.05V

2
11
5

5
6
7
8
PR82
115K/F_4
Fsw : 300K
R1

VCC

TON
1 2 1P05_CS 10
CS UGATE
3 1P05_DH 4 PQ22 TDC : 6.73A
PR83 PC65 AON7408
1_6 0.1U/25V_6 PR85
OCP : 11.5A
9 4 1P05_BST 1 2 1 2 0.001_PJ
[38] 1.05V_PW RGD

1
2
3
B PGOOD BOOST PL5 B
PR84 *SJ0402_NC PU4 2.2UH20%14A(PCMC063T-2R2MN)
1 2 1P05_EN 8 RT8228AZQW 2 1P05_LX 1 2 +1.05V
[29,48,51] RUN_ON 1 2 EN PHASE

1
PC67
1

1 1P05_DL *2200P/50V_4_NC
LGATE

5
6
7
8
PC66 13

1 2
MODE
PAD
0.1U/10V_4
GND
2

4 PQ23

FB
AON7752
PR87
12

1
*2.2_8_NC + PC69
Q2

1
2
3
PC68 220U/2.5V/E15_3528

2
1P05_DH TP9 0.1U/10V_4

2
1P05_DL TP10

2
PR88

1
*0_4_NC PR89
+3.3V_SUS 2 1 PC71 11K/F_4
*1500P/50V_NC

1
0.5V
PR90

1
*SJ0402_NC
+5V_ALW 2 1 PR91
2 1 10K/F_4

2
C C

D D

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
B0
1.05V_RUN (RT8228AZQW)
Date: Thursday, May 08, 2014 Sheet 47 of 51
1 2 3 4 5
5 4 3 2 1

D D

+3.3V_ALW +5V_ALW

C +1.5V_RUN +1.5V_RUN C
PU5
G9661-25ADJF12U
PR93
0.01_PJ
1.5 Volt +/- 5%
PR97 1
POK NC
5 TDC : 253mA
100K_4
1 2 2 6 1 2
[29,47,51] RUN_ON VEN VO
3 7
VIN ADJ

1
4 8 PR94
VPP GND

9
52.3K/F_4

9
1

1
PC78 PC76 EC55 PC77
0.01U/25V_4 10U/6.3V_8 0.1U/10V_4 1U/6.3V_4 PC73 PC74 PC75
2

2
0.1U/10V_4 10U/4V_8 10U/4V_8

2
1
PR96
59K/F_4

2
B B

A A

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
B0
1.5V (G9661)
Date: Thursday, May 08, 2014 Sheet 48 of 51
5 4 3 2 1
5 4 3 2 1

51622_VREF PR103
+VIN_CPU 0.01_PJ

1
PR104 PR105 PR106 PR107 1 2
*562K/F_4_NC 150K/F_4 36.5K/F_4 +PWR_SRC
100K/NTC/B4250_4

PR108 PC86

2
10K/F_4 4700P/25V_4
2 1 1 2

1
+ PC84 + PC85
EC21 EC22 PC87 PC88 *100U/25V_NC EC579 EC578 *100U/25V_NC

1
PC90 PR109 PR110 2200P/50V_4 0.1U/25V_6 10U/25V_8 10U/25V_8 2200P/50V_4 0.1U/25V_6

2
1000P/50V_4 97.6K/F_4 56K/F_4 PR111 PR112 PR113
2 1 1 2 1 2 150K/F_4 75K/F_4 20K/F_4

D D

2
PR114
*10K/F_4_NC +VCCIN
2 1
51622_B-RAMP PQ24
PR115 CSD97374Q4M
39K/F_4 PL7

51622_THERM
2 1 51622_F-IMAX 0.15UH20% 37A(PCME063T-R15M)

51622_OCP-I
51622_IMON
PR117 5 4 1 2
PR116 51622_O-USR 2.2_6 VIN VSW

1
10K/F_4 2 1 6 3
1 2 BOOT_R PGND SJ31 SJ32

1
+PWR_SRC
2 1 7 2 *SJ0201_NC *SJ0201_NC
BOOT VDD +5V_ALW

2
0.1U/25V_6 8 1

2
PWM SKIP#

PWPD
PC91

39
38
37

16

15

14

13

12

11

10

1
PC92 PC177

SLEWA

B-RAMP

F-IMAX
GND
GND
GND

VBAT

THERM

IMON

OCP-I

O_USR

1
36 PR120 1000P/50V_4 0.1U/10V_4

51622_SKIP#_P
9

2
GND 35 *SJ0402_NC PC93
GND 34 1 2 2.2U/6.3V_4 PR118
IMVP_VR_ON [29]

2
GND 1 2

1
1.78K/F_4
51622_CSP1 17 8 51622_VR_ON PR122 PR119

2
CSP1 VR_ON *SJ0402_NC PR121 *2.15K/F_4_NC
51622_CSN1 18 7 51622_SKIP# 1 2 51622_SKIP#_P 2.2_8 1 2
CSN1 SKIP# 1 2

2
51622_CSN2 19 6 51622_PWM1
CSN2 PWM1 PR123 PR124
51622_CSP2 20 5 51622_PWM2 PR125 PR126 2.94K/F_4 10K/NTC/B3900_4
CSP2 PU7 PWM2 56K/F_4 1K_4 1 2 2 1
51622_CSP3 21 TPS51631ARSMR 4 51622_PWM3 1 2 +3.3V_RUN
CSP3 PWM3 PC94
51622_CSN3 22 3 0.15U/10V_4
CSN3 PGOOD IMVP_PWRGD [12,29]
51622_CSP1 1 2
PR127 1 2 *SJ0402_NC 51622_GFB 23 2 51622_VDO 1 2 +3.3V_ALW
[11] VSSSENSE 1 2 GFB VDD

1
PR129 1 2 *SJ0402_NC 51622_VFB 24 1 51622_VDIO 10_6 PR196
[10] VCCSENSE 1 2 VFB VDIO PR128 10K_4 NC PR126 and PR196 51622_CSN1

1
PC95
for Broadwell CPU

VR_HOT
40

ALERT#
1U/6.3V_4
DROOP

C C

2
GND
COMP

PWPD
41
VREF

VCLK
GND

2
42 GND V5A
GND
25

26

27

28

29

30

31

32

33
+VIN_CPU

PR130 1 2 *SJ0402_NC
51622_DROOP 1 2 VR_SVID_DATA [10]
51622_COMP

51622_VREF

51622_V5A

51622_ALERT# PR131 1 2 *SJ0402_NC


1 2 VR_SVID_ALERT# [10]
PC96
*100P/50V_4_NC 51622_VCLK PR132 1 2 *SJ0402_NC
1 2 VR_SVID_CLK [10]

1
2 1
51622_VR_HOT PR133 1 2 *SJ0402_NC EC23 EC24 PC97 PC98
1 2 IMVP7_PROCHOT# [7,29,44] 10U/25V_8 10U/25V_8
2200P/50V_4 0.1U/25V_6

2
PC100 PR134 PR135 PR136
330P/50V_4 10K/F_4 2.2K/F_4 10_6

1
2 1 2 1 2 1 1 2
+5V_ALW
PC167
47P/50V_4 +1V_VCCIO_OUT
2
1

PR137 PC101 PC102


10K/F_4 0.33U/6.3V_4 1U/6.3V_4 PQ25
2 1 CSD97374Q4M
2

PL8
0.15UH20% 37A(PCME063T-R15M)
PR138 5 4 1 2
2.2_6 VIN VSW

1
2 1 6 3
Close to PIN29

BOOT_R PGND SJ33 SJ34

1
1

1
2 1 7 2 *SJ0201_NC *SJ0201_NC
BOOT VDD +5V_ALW

2
PR139 PR140 PC104
SJ6 130/F_4 54.9/F_4 0.1U/25V_4 0.1U/25V_6 8 1
For HSW For BDW

2
PWM SKIP#

PWPD
*SJ0402_NC PC103

1
IC: TPS51631ARSMR IC: TPS51633RSMR 1 2
2

1 2 PC105 PC178

1
51622_VDIO 1000P/50V_4 0.1U/10V_4

51622_SKIP#_P
PN: AL051631001 PN: AL051633000

2
PC106
51622_PWM2 2.2U/6.3V_4 PR141

1
B 1.78K/F_4 B
51622_VCLK PR142

2
PR143 *2.15K/F_4_NC
2.2_8 1 2
+VIN_CPU

2
PR144 PR145
2.94K/F_4 10K/NTC/B3900_4
+VCCIN 1 2 2 1

PC107
0.15U/10V_4

1
51622_CSP2 1 2
EC74 EC75 PC185 PC189
2200P/50V_4 0.1U/25V_6 10U/25V_8 10U/25V_8
2

2
51622_CSN2
1
1

+
PC108 PC109 PC110 PC111 PC112 PC113 PC114 PC115 PC127
22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 *330U/2V/E9_7343_NC PQ45
2

CSD97374Q4M
PL11
0.15UH20% 37A(PCME063T-R15M)
PR198 5 4 1 2
2.2_6 VIN VSW

1
2 1 6 3
BOOT_R PGND SJ36 SJ35

1
2 1 7 2 *SJ0201_NC *SJ0201_NC
BOOT VDD +5V_ALW

2
0.1U/25V_6 8 1

2
PWM SKIP#
PWPD

PC186

1
PC187 PC191
1

1
1000P/50V_4 0.1U/10V_4
51622_SKIP#_P
9

2
PC188
1

51622_PWM3 2.2U/6.3V_4 PR200


2

1
PC116 PC117 PC118 PC119 PC120 PC121 PC122 PC123 1.78K/F_4
A 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 PR202 A
2

2
PR199 *2.15K/F_4_NC
2.2_8 1 2

2
PR201 PR203
2.94K/F_4 10K/NTC/B3900_4
1 2 2 1

PC190
0.15U/10V_4
51622_CSP3 1 2
Quanta Computer Inc.
51622_CSN3 PROJECT : AM7
Size Document Number Rev
B0
VCCIN (TPS51631ARSMR)
Date: Thursday, May 08, 2014 Sheet 49 of 51
5 4 3 2 1
5 4 3 2 1

+3.3V_RUN

1
PR146 +PWR_SRC
*10K/F_4_NC PC195
PR147 0.1U/10V_4

2
*0_4_NC
2 1 1 2

81172GND
PR149
0_4

1
2 1 81172_HG1
DGPU_PSI [23] PC128 PC129 PC193 PC197
D EC25 EC61 EC587 EC588 EC577 EC576 D
PR151 PR150 2200P/50V_4 0.1U/25V_6 10U/25V_8 10U/25V_8 10U/25V_8 10U/25V_8 1000P/50V_4 0.1U/25V_6 2200P/50V_4 0.1U/25V_6

2
*SJ0402_NC *SJ0402_NC
1 2 2 1 3V3_MAIN_PWRGD
[23] DGPU_PWM_VID 3V3_MAIN_PWRGD [22]

2
1 2 2 1

G1

D1

D1

D1

G1

D1

D1

D1
PR152 PR153 PQ26 PQ43
20K/F_4 20K/F_4 FDMS3664S FDMS3664S
81172_VREF 2 1 2 1 PR154 PC130 PL9

S1/D2

S1/D2
2.2_6 0.22U/25V_6 0.22UH20%50A(ETQP4LR22AFC)

1
1 2 2 1 81172_PH1 9 9 1 2

PR155

G2

G2
S2

S2

S2

S2

S2

S2
PR156 PR157 2K/F_4

1
0_4 18K/F_4

1
2 1 2 1 81172_HG1 PC132 + +

HG1

BST1
VID

PSI

EN
VIDBUF
1000P/50V_4 PC131 PC133 PC134
+VGACORE

2
81172GND PC135 0.1U/10V_4 330U/2V/E6_7343 330U/2V/E6_7343

2
2700P/50V_4 81172_LG1 TDC : 43A

1
2 1 7 24 81172_PH1
REFIN PH1 Peak Current : 70A
81172GND PC136 PR158
0.01U/50V_4 2.2_8
2 1 81172_VREF 8 23 81172_LG1

2
VREF LG1

1
81172GND PR159
39K/F_4 +5V_RUN
2 1 9
FS PU8 PGND
22 PR160
6.98K/F_4
81172GND PC137 +PWR_SRC +VGACORE
NCP81172MNTXG

2
4.7U/6.3V_6
81172_FBRTN 10 21 1 2
FBRTN PVCC

81172_FB 11 20 81172_LG2
FB LG2
C C

1
81172_HG2
81172_COMP 12 19 81172_PH2 EC63 EC62 PC138 PC139 PC194 PC196 EC585 EC586
COMP PH2 2200P/50V_4 0.1U/25V_6 10U/25V_8 10U/25V_8 10U/25V_8 10U/25V_8 1000P/50V_4 0.1U/25V_6
TALERT#

2
PGOOD
TSNS

BST2
GND

VCC

HG2

2
81172_HG2

G1

D1

D1

D1

G1

D1

D1

D1
PQ27 PQ44
25

13

14

15

16

17

18
SJ7 PR162 PC141 FDMS3664S FDMS3664S
PC140 *SJ0402_NC 2.2_6 0.22U/25V_6 PL10

S1/D2

S1/D2
10P/50V_4 2 1 1 2 2 1 0.22UH20%50A(ETQP4LR22AFC)
2 1 2 1 81172_PH2 9 9 1 2
1

PR165

G2

G2
S2

S2

S2

S2

S2

S2
5.9K/F_4 81172GND PR164

1
PR163 81172_VREF 2 1 10K/F_4

1
82K/F_4 2 1 +3.3V_RUN PC142 + +
1

1000P/50V_4 PC143 PC144 PC192


1 2

2
1

0.1U/10V_4 *330U/2V/E6_7343_NC 330U/2V/E6_7343

2
DGPU_VC_EN [23]
PC147 PR167 81172_LG2

1
PC146 PR166 0.1U/10V_4 2.2_6
2

100P/50V_4 100K/NTC/B4250_4 2 1 +5V_RUN


2

PR168
2.2_8
1

Place NTC close PC148

2
1U/25V_6
PR169 PR170 to hot spot 81172GND
51_4 10K/F_4
81172GND PR171 +PWR_SRC
2

+VGACORE *10K/F_4_NC
2 1 +3.3V_RUN
+3V_GFX
1

Peak Current : 140mA


1

PC149 PR172
47P/50V_4 0_4
2

PR173 2 1 +15V_ALW
VGA_PWR_LEVEL [23,29] +
100/F_4 PC198 + PC199 +5V_ALW2 +3.3V_ALW +3V_GFX

*15U/25V/E100/3528_NC

*15U/25V/E100/3528_NC
B PR174 PQ30 B
2

*SJ0402_NC AO6402A

1
2 1 6
2 1 VGPU_CORE_SENSE [20]
5 4
1

1
PR178 2
PC150 PR175 100K_4 1
1000P/50V_4 *SJ0402_NC PR180
2

1
2 1 100K_4

3
2 1 VSS_GPU_SENSE [20]
PC151

2
0.1U/10V_4

2
1

1
PR176 +3V_MAIN_EN# 5 PQ33A
100/F_4 2N7002KDW PC155

6
4700P/25V_4
2

2
2 PQ33B
[23] +3V_MAIN_EN
2N7002KDW

1
+1.05V +V_VDDQ
PQ28
PQ46 RQ3E150BNFU7TB
RQ3E150BNFU7TB +1.05V_GFX 8 3
8 3 Peak Current : 3.45A 7 2 +1.35V_GFX
7
6
2
1
6
5
1 Peak Current : 6.87A +3V_AON
5 Peak Current : 140mA
4

+1.05V_GFX +15V_ALW +1.35V_GFX +15V_ALW


4

+5V_ALW2 PQ31 +5V_ALW2 +3.3V_ALW +3V_AON


+15V_ALW RQ3E150BNFU7TB PQ40
1

+5V_ALW2 PQ29 8 3 AO6402A

1
RQ3E150BNFU7TB 7 2 6
1

8 3 PR181 6 1 5 4
1

1
7 2 100K_4 5 PR189 2
PR177 6 1 100K_4 1
2
1

100K_4 5 PR193 PR190


4

1
A 100K_4 PC154 100K_4 A
2

3
PR179 0.1U/10V_4 PC163
4

2
100K_4 0.1U/10V_4

2
3
2

3
1.35V_GFX_EN# 5 PQ34A
3

1
2N7002KDW PC156 DGPU_PWR_EN# 5 PQ41A
1

3V3_MAIN_PWRGD# 5 PQ32A 0.047U/25V_4 2N7002KDW PC164


4

2
6

6
2N7002KDW PC153 PC152 4700P/25V_4

2
0.047U/25V_4 0.1U/10V_4 2 PQ34B 2 PQ41B
4

[23] 1.35V_GFX_EN [12] DGPU_PWR_EN


6

2N7002KDW 2N7002KDW
3V3_MAIN_PWRGD 2 PQ32B
Quanta Computer Inc.
1

1
2N7002KDW
1

PROJECT : AM7
Size Document Number Rev
B0
VGA CORE (NCP81172MNTXG)
Date: Thursday, May 08, 2014 Sheet 50 of 51
5 4 3 2 1
5 4 3 2 1

+5V_RUN
+5V_ALW 2 +15V_ALW
Peak Current : 4.9A
+5V_ALW PQ35 +5V_RUN
AON7506

1
8 3

1
7 2
D PR183 6 1 D
PR182 100K_4 5

1
100K_4 PR186

2
10K_4 PC157

4
1 2 0.1U/10V_4

2
3

1
RUN_ON# 5 PQ37A PC159
2N7002KDW 4700P/25V_4

2
6

4
2 PQ37B
[29,47,48] RUN_ON
2N7002KDW

1
+3.3V_RUN
Peak Current : 1.27A
+3.3V_ALW PQ39 +3.3V_RUN
AON7506

8 3
7 2
6 1
[34] RUN_ON#
5

1
PR188
150K_4 PC161

4
C 1 2 0.1U/10V_4 C

2
1
PC162
0.047U/25V_4

2
+3.3V_SUS
Peak Current : 347mA
+5V_ALW 2 +15V_ALW +3.3V_ALW +3.3V_SUS
PQ36
AO6402A
6
1

1 5 4
2
B PR184 PR185 1 B

1
100K_4 100K_4
PC158
2

3
0.1U/10V_4

2
3

1
SUS_ON# 5 PQ38A PC160
2N7002KDW 0.047U/25V_4

2
6

2 PQ38B
[29] SUS_ON
2N7002KDW
1

A A

Quanta Computer Inc.


PROJECT : AM7
Size Document Number Rev
C0
SUS_RUN Power Switch
Date: Thursday, May 08, 2014 Sheet 51 of 51
5 4 3 2 1

You might also like