Professional Documents
Culture Documents
9667 Syllabus
9667 Syllabus
gtr7
VLSI 12 Digital Design
Class: M.Tech I Semester
Branch: CSE Lectures :3periods
Duration of Univ. Exam: 3 Hours Univ.Exam :l00Marks
Sessionals : S0 Marks
UNIT - I
Building Blocks for Digital Design:
Demurritrr"'"rr, DJcoders, Encoders, comparators,
l[t'1|il:T' Adders, ALU, carry-
UNIT - III
Hierarchiar Modeiling Concepts:
Design methodologies, Modulesl Module
parts of a simulation, Design
simulus blocks Gate rever, data flow, behaviourar,
-instances, and
nodeling, PLI, delays.
*"o.rilg techniques, switch lever
UNIT - IV
fpga Architecture:
clunner+ype FpGA's
- Xirinx, Acter, programmabre
- Argotronix, |.,:l.ly:o
computational Logic Arays array rogic, Altera
vLSI primitive!, Benchmarking.
Ilcsfun Process FIow:
Desig capture, validation, Physical design, placement
and routing and wireability.
Tcrt Books: