Download as pdf or txt
Download as pdf or txt
You are on page 1of 1

e\A,lFIa)

gtr7
VLSI 12 Digital Design
Class: M.Tech I Semester
Branch: CSE Lectures :3periods
Duration of Univ. Exam: 3 Hours Univ.Exam :l00Marks
Sessionals : S0 Marks

UNIT - I
Building Blocks for Digital Design:
Demurritrr"'"rr, DJcoders, Encoders, comparators,
l[t'1|il:T' Adders, ALU, carry-

Brilding Blocks with Memory:


building brocks, register-buirding brocks,
RAM, RoM, pLA, pAL, Timining
[T*::
r"sign \Iethocls:
UNIT - II
,
Ekments of design styre, top-down Machines,
ASM chart notations.
Realizing ASMS:
Traditional synthesis from ASM chart.
multiplexer controller method, on-shot
ROlvl based method. method,

Ihsftn Case Studies:


singlepuisar, system clock, serialto parallel
data conversion, traffic Iight controller.

UNIT - III
Hierarchiar Modeiling Concepts:
Design methodologies, Modulesl Module
parts of a simulation, Design
simulus blocks Gate rever, data flow, behaviourar,
-instances, and
nodeling, PLI, delays.
*"o.rilg techniques, switch lever

UNIT - IV
fpga Architecture:
clunner+ype FpGA's
- Xirinx, Acter, programmabre
- Argotronix, |.,:l.ly:o
computational Logic Arays array rogic, Altera
vLSI primitive!, Benchmarking.
Ilcsfun Process FIow:
Desig capture, validation, Physical design, placement
and routing and wireability.

Tcrt Books:

r- Prosser, winker,"The A* orDigitar Design,,, prentice


2- Ken Martin,"Digitar Integrated Lircuit
Har,rgg4.
DJsign,,, o.i"ro university press,
i- Oldfield, Dorf,,'FpGA,s,,, prent iceHall,
1997.
2aa2.
4' Samir Palnitkar.''verilog HDL". Pearson
Education Asia, New Delhi, 2001

You might also like