IHours

Time:
No.lbree
diagram. Q4 DoTmalized
for be *systembus.
Q Q.2(a) of
(b)Explaín (a) each done. (b) 3(a) flowchart Q!.(a) Pages: ENROLILMENTNO.
Vote:
Explain runtime.Explain Represent (b)
Formulatea Addressing 5.
Mode 4.
(b) 3. MBR 1.
function Magnetic
operation tapes
Micro 3. 2. Write
1. What All ) i 02
Function Accumulator
What
of Define
Three Answer
the the how instruction
The the short do is
hardwarebooth the you instruction the questions
mapping mumber
operation mantissa of state ONE B.E.
mapping note following:
CPU understand
multiplication buffer cycle. 4. 2. IV
for on Register mnarks.
equal
carry
question 0
(+46.5)10 has Program Sem.
signed procedure
code from cycle?
l6 by ARCHITECTURE
COMPUTER (CS 2
OR hás bits UNIT II transfer
counter fróm
an system Explain Subject
magnitude with as UNIT-1 &
instruction 6
that & OR each
bits the a IT
it: provides floating bus? difficultlanguage (BJ4602)
flowchart && exponent MAR 5.
lnit.. Engg).
addition the Code:
code point
Explain
controleight phase IT
Examination
to has -
subtraction and microinstruction binary
consecutive the 04
memory of
its bits. 8 functioninstruction
hardware. no.
with has with April
Main *
microinstruction 2048 0751-2330499,9424941. Xaj of
block 24Ques::Ppes Engs. *
Lzmitaticn signal cycle
address bits Syllabus,
Raod,i:te:st
Copiers 2015
words.
the Gokalyu, lines & Maximum
Minimum
Mark Mark
can show
Spirl & in
Comput es a
Jab Bnng
 Interrupt Q. Words Write
back
Associative
memory.
initialization
4. 3.Cache
2. 1. 2.7. (b)
(b) 3.2. 1. Q.9 function. (b) How 2. How
1. Q.8
Address Interconnection
(b)Writc structure. transfer.
processor 2.example.
Data DMA
4./P
3. 1. What affect
which ratio
(b)WhyDrOcessed
Basic VO 10 (a) (a)Explain Write 6(a) Q 5(a) 0
lain (a) (b) (a) Explain
of
mappedWriteDiscussExplain manymany the A the A
facing Include digital
cache short does none
and short in
the the bits bits thpipeline
e a
short the are pipclining
and th e uses nemory note note pipcline 6
ure the virtual a computer
are are cache performance
the scgmcni
instruction
ncept.memory note working on
validtherctheredirect : function tor
memory. pace memory 200 system
on bit. in in has improvepipcline
; mapping
and mapped of each the in performcd tasks.
set
typical a of
n memory Virtual take
of Descibe word tag, withUNIT IV pipeline
perforinance?OR
what with
8085.
OR UNIT IV witha OR T00UNITIII
8085 index example.
of memory. is a ns
by
processors. clock
the cache. block unit
block an the to
of
VO memory 64 process
85. k Describe input maximum what cycle
Structure. And and size X
16K output are
management how word of of a
the he 20 task.
words. anda4 tspeed
arefield ns.
types interface? various
The
they cache up
Deirine
of of that sarne
hardware.divided address
memory mapping Explaininstructionhazards
can task
format.
into bethe can
of of with achieved.speed
cache. be
1K
an up
 ).3 Hours
Three
Q.4 ).2 Instructions:
2. 1. No.Time:
(b)
OT
(b) (a) (b) (a) (a) of
(b) (a) Answer ENROLLMENT NO.
What
to dircct address
All Pages:
microinstruction Are (X) Themicroprogrammed
Drawcxample. hardwiredWhat
suitableWhat (i) valuc An (11)Tegister (i) functioning.
storcd A What questions
therc memory
microinstructions and instruction How How computcr
flowchart aro are is 400. onc 02
the ncde in are
in a codc onc
carry
B.E.
thcMUX the control the difference arc A manymany register question
processor of partword uses IV
X designadvantages necdcd
andselect is for the is bits
bits Sem.
divided bootli's controlunit? imnediate(11) storcd to transfer a
equal from
ínstruction c are memory
arspecific of
Y storc
ficld considerations for
betweer:
ficlds, rcgister at there therc memory. marks. cach [information
unit
Explain each
nultiplieation
()into in and locat:on larguagcs? 2
for tyjpc in inonc unit unit.
ARCHITECTURE
COMPUTER
and tircc
the is Thc
Therc disadvantages # hc the of
what CISC why direct R1 Subject
Code:
IT-04
control
fields: of 300 operation data instruction 32 with.
of UNIT-II contains lcchnology
isarc architectures.
hardwired
instruction and
and
register 128K Explain (BL4F01]
the Microinstruction
algorilhm OR releative (iii) with OR
UNIT-I
nemory
&a an
micro-operation
sizestatus address
addresscode,
of indirect the and haswords few
Mmsky to
of number /S
bits of and microprogrammed control bring the an
the inputsaddress four of RTL
in cxplain a address at register
control processor location 32
the Sequencing an 200. parts: statements Main
unit operand indirect. register (iv) of bits Raj Examination
ficld memory?the part an 0761-2330499, Raod,
memory input with instruction? Evaluatc code 942439ari, Copiers
cach.
is 301.
have
of of indircct
suitabie usually into part
thc 13 control The
A ior Goklpi,
in bits, a Tcchnique? &
a cffective and binarybranching hpril
numberMêX. width processor How address bit,
exampie.
a used the Mipiyum
Comtym
next of unit an Sae.
How for many addressinstruction 2016
of 26 Explain operation with
address addressfields
words? comparec register?
RISC
many bits. referer part? their. Mark
has Mank
 J 1)liow ) ) a) Expiain b)
Write W:at Explan. WhataudressAssume
Consider byte.
nextthe menory
iow Aihese suitable
with How
How example. can arhitrary
the Memory system involved
Lthe
stcps
Stored Write Slo:e Write
Consider Iesolved? Ihodute
8085anc given syslem
i:n&085 the 8085200011
arn 1s ue much lines many mnany does have
divided hus
starting! result interrupts? a a word
processor thc for block a vanous
set
the machine
siorape wil lincs 128x mapped-!O operates
cach disk a l6-bit
usscImbly in
associatiye
key into 2 bc CPU lengih.
progran prograr1
1eIory Jocation bytcs common of 8 drive
of P'ipelinig
is has
Explai: characleristics tag, with the RAM detcrminc the micropioces50: at
language to requircd long is 20
se! 32-bit address tol!owing Typicalwith i)
locatjon 2008F1. addto count byte to chips
Vset Mhz
ditfercnt ausdcache and nterrupt
which dala a and
aDd
(ontlicts
with
two tie addressable
byte 1or virtual all bus
thc chips? interrupt
program
2000h consistung
of the are
total (ypes must necd ways
Lransfer CPU awith driven
32-bits number? processor's and
TLB? device memnory
UNIT-V computer UNIT-IV
and to OR
nunbcI OR 30 be to response
of supports 32- UNIT-II
of main contro!ling rale OR /O
sto:c nunbers
con:pute 8085 of Assu bits uscdprovide issucd
4K load bit suitable with
of imI1:01y memory TIB of
result physical to the
in
intertupts.
negutive Iines Uhat M or
time both address
a
the access bits/sec.
ia has memory a interrupt the stere
is
inlerrupts czample. suitatble
nemory systems? divided of the 236,
addresses. disk 20 bus
tation
Sp)rl". Raj startinyaverage nunbers 2* TLJ3 2048 instruction
entries Estimate CPU
capacity drive:
in and pseudo
Copiers neinory oflocation into bytes docsn'i bytes an Explain
in What clock and 16-bit
100, and The prograrnned
ínterrupt
series.
giventhe two-line and of of the DMA takes code
& is round isJpage cycles.
location 8-b11 block meinory? 2048 rnaximum data how
Con mcmTry 8-way onc frorn
sugrcd and rL3 siz: bytes? dri block
It
scts. size
ven CPæ bus. these the
3000. set3ssociative is iiow iO is
2004:1 How cf cn:rics desired
1/)? a1d vale ransferswith clock he v.cw
AFO*vvoc nunbe:s hierarcbu) 2 coz:lets at
16 KH
is
bytes ray L<pia!. D1.. that CP ot
un. u) to cycics. at
t wi
i oi adi 11 i0
 ENROLILMENT NO.

EXAMINATION NOVEMBER 2020

B.Tech. (AICTE) IV Sem. IT403 |Computer Architecture)
B.E. (CBGS) IV Sem. IT4004 (Computer
B.E. (CBCS) IV Sem. IT245 (Computer
Arcbitecturel
Architecture
{Iaformation Technology]
Time: Three Hours |BAE4603|
No. of Pages: 02. Max. Marks: 70/60 (for
Instructions: Min. Marks: 22/ 19 (for
CBCS)
Attempt any two parts from each CBCS)
2
All question carry equal
marks.
question. Computers
Copiers &Spiral
3
Draw ncat diagram and name RajLamination Binding
properly. * Question Papers
* Engg.
Q.l (a) Draw Module-I * Sylhatbis. Notes
Von-Nuemann architecturc of moderm computer also GQkalput, Jaba- *

(b) Draw and

wtanfent
761-23304
r¡tgE301thismodel.
explain basic registers of a Morden computcr ()[CO1]
along with common bus
(c) What are various connection.
aduressing
effective address calcuiation. modes of a basic
computer? Explain each in wo lines along (7) |CO1
wih
Q.2 (a) Modulc-Il (7) (CO]
Compare Hardwited and
(b) Define the following nicroprogrammed control unit.
() MicrOoperation (7) (CO2)
(c) (i) Microinsruction
Write and cxplain (7) [CO2|
flow chart.
"Booth Algorithm" mulliplication of
for (iiü) Micro code
signed?'s complement numbers, wih a
0.3 (a) What are Module-III ()[CO2)
various modcs of data
(b) Explain
DMA controllcr with a trans•er? Explain each with example r. its
(c) block diagram. bnet? (7) [CO2]
Formulate a six s¢gment
performecd in cach segment. instruction
Draw a
pipeline for a computer.
Spec1fy the
(7) |C021
time it takes to
prOcess eight tasks space-time diagram for abovc metiorcd operations to be
O4 (a)
pipeline. Showing the
Derive the logicof one ccil Moçule-IV
and of an ()CO2)
indication when tn: unmasked entire word for an associative
associative nemory. argunnent is greatest than (but not memory that has an output
equal io} the word in
the
(7) [CO3)

Cont...
 (b) A computcr uscs RAM chips of 1024 x 1capacsty
(; 1w nan chips arc necded ar:d how shosld stes
atdres hr os e
Temory capacity of 1024 bytes?
(i) Ho many chips are needed to provide 2 retnory capity of ifk t e Spless t
how the chips are to be connected to the zdires bus

ic) An address space is specified by 24 bits ard the orresponding memmry pare try l4 bir
Find
(i) How many wordS are in adiress space?
(ii) How many words are in the memory space?
(ii) If a page consists of 2K words, how Tany pages and blocks re thcze in the sye
Module-V

Q.5 (a) What are various control signal generzted by control unit of 085.
(b) How many flags are there in flag register? Ex plain sigr1ficance of each byt.
(c) Explain the regisiers and their significance of eech. regíter of
IR5 (7)(C4
BAF6/19

Copiers& Compute
iam1ration
Sra
Raj Enga. e i o s re

G7hi-29-2-.
ENROLLMENT NO.

EXAMINATION APRIL 2022

Architecture)
VI Sem. [AICTE), IT403 (Computer
B.Tech. JInformation Technology]
|BAG4603]
Maximum Marks:
Time:Three Hours Minimum Marks:
No. of Pages: 02
Instructions:
question from each module. Computers
01. Attempt one Copiers &
02. All questions carry
equal marks. RajLamination Spiral Binding
Module-I *
Engg. Question Papers
* Notes
using a schematie dfaBA
Gokalpur.JablGO
organization of a Von Neumann computer Raod,
(a) Explain the Main 94242uihe

micro-operation and microprogram htxp'r three types of

(b) What is the difference between (CO1
SHIFT micro-operation.
OR

functions. Explain how instruclions are execu

Q2 (a) Explain all the CPU registers with their size and (CO1
in acomputer?

(b) What are the different addressing mode? Explain each of them. (CO)
Module-II

Q3 (a) What is an advantage and disadvantage of hardwired control unit? (CO2)

(b) With the help of flowchart explain floating poirnt multiplication operation. (CO2)
OR

Q.4 (a) List the advantages and disadvantages of micro programmed control unit. (CO2)
(b) What is the function of address sequencer in micro programmed conttol unit using suitat
diagram? (CO2)
Module-III

Q.5 (a) What is an1thnmetic pipeline? Explain arithmetic pipcline for floating point adder with the belp
one exanmple. (CO3)

(b) What are the different type of DMA techniques? Explain the basic principle of DMA. (CO3)
OR

Q.6 (a) What do you tnean by interrupt!? What are various intern1pt handling techniques! (CO3)
() What is the hnction of IOP ?Explain it with block diagram. (CO3)

Co
 Module-IV

map of RAM and

a) How main memory 1s usefu! in computer system ? Explain the memory address
(CO4)
ROM

with
db) What do you mean by associative memory? Explain match logic of associative memory
block diagram. (CO4)

OR

8 (a) What is a cache memory? Why is it necessary? Explain the operation of cache memory. (C04)
(b) What is virtual memory? Why is it necessary to implement virtual memory? (CO4)
Computers

Module-V Binding

& Papers
CopiersS p i r a l (COS)
(a) Describe the functional block diagram of 8085. SQ
L a m i*n a ty
iou
l e
as
ln btu
iNo Jab:l;n
s ,n
otes

Raj 0761-2330499.
942439(G
Engg. Gokalpui,
(b) Define: *
*

(i) Instruction cycle Raod,

Main
(iü) Machine cycle
(ii) T-State?
OR

memory location 2000H

B(a) Write a program for add two 8-bit numbers and store the output in the
ascending order.? (COS)

(b) Explain the purpose of the following in 8085. (COs)

(i) Flag register
(11) Interrupt control
(ii) Databus.
BAG4603/ 07m18