Download as pdf or txt
Download as pdf or txt
You are on page 1of 2

DEPARTAMENTO DE ENGENHARIA ELECTROTÉCNICA

3º TESTE DE ELECTRÓNICA III (2017/2018)


12 DE JUNHO DE 2018 – SALA 128 EDIFÍCIO II
14:30/16:00H
VERSION A

PROBLEM 1:

Consider a 3th order MASH sigma delta modulator constituted by the cascade connection of three
1st order modulators with 1-bit quantizers (MASH 1+1+1). This circuit has a reference voltage
equal to 1.5 V (VLSB=1.5V) and a bandwidth of 24 kHz. The output of the modulator is applied
to a digital decimation filter with an output resolution of n bits and a bandwidth of 24 kHz.

a) Draw the block diagram of a 1st order modulator and calculate its transfer functions
(NTF(z) and STF(z))
b) Considering that a DC input voltage equal to 0.2  Vref is applied to the 1st order
modulator and that the initial value of the integrator is 0, calculate the output bit-
stream of the modulator until a repetition pattern appears.
c) Draw the block diagram of the complete 3rd order modulator with all its constituting
blocks including the noise cancellation logic.
d) Calculate the NTF(z) and STF(z) of the 3rd order MASH modulator (after the noise
cancellation logic) and show that NTF ( z )  1  z 1 
3

e) Calculate the expression of the quantization noise power after the decimation filter
(assuming an ideal filter transfer function). Justify all the steps in your answer.
f) Using the previous expression, calculate the sampling frequency value required to
achieve a SNR of 96 dB for an input signal with 1 Vrms.
g) Calculate the value of the input referred thermal noise of the circuit that causes the
SNR of the output signal to drop to 93 dB.
h) Calculate the minimum required number of bits at the output of the decimation filter
for the SNR at the output of this filter to decrease less than 0.2dB.
i) Draw the circuit schematic of the switched capacitor integrator circuit required by the
modulators (include a switched capacitor branch for the feedback path).
j) Considering that the amplifier in the previous circuit is ideal, calculate the expression
of the transfer function of the previous circuit.
DEPARTAMENTO DE ENGENHARIA ELECTROTÉCNICA

3º TESTE DE ELECTRÓNICA III (2017/2018)


12 DE JUNHO DE 2018 – SALA 128 EDIFÍCIO II
14:30/16:00H
VERSION B

PROBLEM 1:

Consider a 3th order MASH sigma delta modulator constituted by the cascade connection of three
1st order modulators with 1-bit quantizers (MASH 1+1+1). This circuit has a reference voltage
equal to 1.5 V (VLSB=1.5V) and a bandwidth of 20 kHz. The output of the modulator is applied
to a digital decimation filter with an output resolution of n bits and a bandwidth of 20 kHz.

a) Draw the block diagram of a 1st order modulator and calculate its transfer functions
(NTF(z) and STF(z))
b) Considering that a DC input voltage equal to Vref/5 is applied to the 1st order
modulator and that the initial value of the integrator is 0, calculate the output bit-
stream of the modulator until a repetition pattern appears.
c) Draw the block diagram of the complete 3rd order modulator with all its constituting
blocks including the noise cancellation logic.
d) Calculate the NTF(z) and STF(z) of the 3rd order MASH modulator (after the noise
cancellation logic) and show that NTF ( z )  1  z 1 
3

e) Calculate the expression of the quantization noise power after the decimation filter
(assuming an ideal filter transfer function). Justify all the steps in your answer.
f) Using the previous expression, calculate the sampling frequency value required to
achieve a SNR of 90 dB for an input signal with 0.5 Vrms.
g) Calculate the value of the input referred thermal noise of the circuit that causes the
SNR of the output signal to drop to 87 dB.
h) Calculate the minimum required number of bits at the output of the decimation filter
for the SNR at the output of this filter to decrease less than 0.2dB.
i) Draw the circuit schematic of the switched capacitor integrator circuit required by the
modulators (include a switched capacitor branch for the feedback path).
j) Considering that the amplifier in the previous circuit is ideal, calculate the expression
of the transfer function of the previous circuit.

You might also like