Coa Exam

You might also like

Download as pdf
Download as pdf
You are on page 1of 31
S.No. RIsc cise RISC is a reduced instruction set. CISC is a complex instruction set. 2. | The number of instructions is less as ‘The number of instructions is more as compared to CISC. ‘compared to RISC. 3. | The addressing modes are less. The addressing modes are more. 4. | Itworks ina fixed instruction format. Itworks in a variable instruction format. 5. | The RISC consumes low power. ‘The CISC consumes high power. 6. | The RISC processors are highly pipelined. _| The CISC processors are less pipelined. 7. _ | Itoptimizes the performance by focusing on_| It optimizes the performance by focusing on software. hardware 8. | Requires more RAM. Requires less RAM, S.No. | RISC cisc 1. | RISCis a reduced instruction set. CISC is a complex instruction set. 2. | The number of instructions is less as ‘The number of instructions is more as compared to CISC. ‘compared to RISC. 3. | The addressing modes are less. The addressing modes are more. 4. | Itworks ina fixed instruction format. Itworks in a variable instruction format. 5. | The RISC consumes low power. ‘The CISC consumes high power. 6. | The RISC processors are highly pipelined. _| The CISC processors are less pipelined. 7. _ | Itoptimizes the performance by focusing on_| It optimizes the performance by focusing on software. hardware 8. | Requires more RAM. Requires less RAM, Micxoprogeuammeal ( Contocol i “Sins nine hee > Contrgl Menong, > Maes Faquencns > Mirspnine Gr Fong contrat One —— Hand nd —_ Mansroagrer > Togiente gir Ove oe — Cant heedle comple = Mande comt insbeadhon Testawchors > Maus ciauchon ane = scale phen tarsien, @ Red ota meine | Heenseslene peodied aie rere + Wea’ en, 3 Speen ores > Faiten 19 es ee pal Corral ond ‘cs case > pase ert s [Micro programmed Contnoh oreganizcetion Orta Contool Wd. Memon Gk Memony Contnot Mddres Agitn — Sequencer. Cohoak Die Bouin Held asdnus of 5 Next adbous > Grtol Copter fon miceiinwhow [orori6tow be linge TER eaton Bea ~ YP jue “Site State fan ve 2yron SRAM ve. DRAM tmep att Feat 6 © bora fast oem 9 lactase tr ; ey 8 Sams la ala) Om SEE @ piece “Qu Pucanemerae Pea -a RAM & ROM Chips aye) Bu Pua POOF AO PERS -4% c20 WO Cece Oey ° TNC eu ge Tan ear a 2 0 Teese BOGaO PCRs -6 5-98. 2-0 Tree te BOaaPO PCRs -4% exe. Queues OC BOPE RE 2% ome ‘essen seein ae Se eo? Oe eet Ne il eaaehena Menory Ther lunving “Chenery Md Vmeney Teeleving att co ne a te Una snccuse an he pond ob 4 BQuPucene?eeaaP Pas -of Hing sib 1s done 9 : : i = joss sfyanbalenng oddone la a BQuPuceneggeaaeea aE $90 a aia Ee Ths ane bso = asdiss fermale Jor Hessry Tobilenving Rayne ee tee oO oe Z © ere 2 BQuPuean?oaeaa@ Pasa -a5 se eset 7st ot. ein, MAC hg Wk | i? Related locations are accessed here a ep taelowotion]) eet Rae Wa Wye 17s Data is updated only in Cache Memo Data is updated both in Cache Memo and main memo ‘Simple method to Implement Complex method to implement When a cache block is not required | When cache block is not required ,there then selected Cache block is written is no need to written back to main back to main memory to UPDATE the memory ‘main memory . Commonly used method Unpopular method Unreliable Method Reliable Method No Data Redundancy Data Redundancy No wastage of time as data updates Wastage of time as each data updates ‘occurs only in cache memory both in cache and main memory RD estan gy Combo) Unik = ‘ 93 = Hacdwterd Social ont he Contre) UNE Of Of avecule games ae yequired Corba) nena the ie Jn i hagdsited conta writ, he cond J. Inplomented usthh , fs decode Othen Aipitad Cet eal Trstruction Rajister CER) cae a Ke decodes, Josvario Combinationeh Conhn) neg Combinational €onhn) TD the harduyieg Conjrol, the contol ini ae pied logic iter te interpret Me Muctinn 4 Goes Contvel signals fem thom ried eceda | PF Comnbtngtionh | Hsvarig Coniny 3 ! egie fem | Br the harteyeg : =f ae Control, Lhe canbe Nate I Units se pied lope ane 2 PP caters oo x insti 4 geneculs 0 Ee ,, nS pa Sra Coney 2 them c CUR) s Fig Harclsired canbe Ont df a Bosic, Compal ve iol lae . ates Liatie than onnlensibane ZB) Mien; romed Condo) Onit a 6 i po - + is iplenitated Wor? ae oa i ae eras OM - A Sequane 4 omic ep sin WE cs by eo ccnp a aan Conss cnep-bvomanm Cenaisting 4 micro Jnshrudiana 1 ad ey CRE ry Atre conte ED 7 Stoced "jo the enh] mununy . anton -insieudion 3s 8 pen Cy equi a i ’ asset dh eonrrl $4 rune i) CLE BELLS Beer . “tics Offend Conta} Unit ~ A+ is implemented ey Peogumming approach — A Sequane A micwopecitons an, cane GE by ex ccuslunp a peogem Cont as a = Mjer- oy eee 4 paler = fat Shoced ‘jp the canter] “oth ny ihe condro| Exceulim % a mater -insudiow peer crt Anshuctiom yee The Sequence a steps in which inghuckina Ove loaded Leven onary Q ckeaTad is cated Snshnuction cycle Zach step tn tne Seq is seferrag fat sas b sirey oe soe pre Feta th instruction Decode Subvulsin] Decode cycle excel | Excuse cycle postielieas Ne Checlhi > Antecrapt Nine 7 Ks epee

You might also like