Professional Documents
Culture Documents
HW SW Codesign WiSe 2223 IC
HW SW Codesign WiSe 2223 IC
HW SW Codesign WiSe 2223 IC
Exercises
DT1: Which value Zdec has the decimal number with the given digits c0=9, c1=3,
c3=1?
DT 2: Which value Zdec has the octal number 247octal ?
DT 3: Which value Zdec has the binary number 1010110101110101 b ?
DT 4: Which is the minimal and maximal value of a 12 bit binary number?
DT 5: Which binary number ist equal to decimal value 238 dec ?
DT 6: Add the binary number 10010111b und 10101011b
Exercises
DT7: Simplify the following switching functions (using mathematical
minimisation). Draw the circuit of each function!
ya x2 x1 x0 x2 x1 x0
yb x2 x1 x0 x2 x1 x0 x2 x1 x0 x2 x1 x0
Exercise:
A 2-to-1-Multiplexer (MUX) should be designed using
different components (figure on the right).
0 0 0 0
0 0 1 0
0 1 0 1
0 1 1 0
1 0 0 1
1 0 1 1
1 1 0 0
1 1 1 1
Prof. Dr. Chmielewski / Prof. Dr.
HW-SW-Codesign 2022-23 page 7
Brutscheck
1. Basic Knowledge
DT12: Investigate a code converter from octal code into Gray code. The inputs x2,
x1, x0 and the outputs
y2, y1, y0 are given.
x2 x1 x0 y2 y1 y0
0 0 0 0 0 0
0 0 1 0 0 1
0 1 0 0 1 1
0 1 1 0 1 0
1 0 0 1 1 0
1 0 1 1 1 1
1 1 0 1 0 1
1 1 1 1 0 0
DT14:
Complete the timing diagram for the output Q of a RS-Flipflop.
DT16:
Complete the timing diagram of the output Q for a rising edge driven D-Flipflop.
DT18:
Draw the symbols of exercises DT14 to DT17.
A1: Determine the logic function y = f (x4, x3, x2, x1, x0) which is represented by the
following circuit (positive logic).
imm
x
Q1/Q0
er
The input signal X controls the transition of the
state to to the following clock.
x
3 2
a) Determine the table of automaton Z = f(Z, +
X).
b) Draw the K-diagrams for the flipflop
(Q1+/Q0+).
c) Determine the minimised equatoions D = Q+
= f (Q, X). Prof. Dr. Chmielewski / Prof. Dr.
HW-SW-Codesign 2022-23 page 15
Brutscheck
1. Basic Knowledge
PAL, PLA, PROM, GAL
A6:
Three boolean function
f0, f1 and f2 should be implemented
into a PLA. Highlight the connections
using the following drawing.
f2 x0 ,x1 ,x2 ,x3 x0 x1 x2 x2 x3 x0 x2 x3
Prof. Dr. Chmielewski / Prof. Dr.
HW-SW-Codesign 2022-23 page 16
Brutscheck
1. Basic Knowledge
A7: The two boolean functions f0 and f1 should be implemented into a PAL. Highlight
the connections using the following drawing.
C2: Which different sources of Resets are known to you and how they are working?