Scribd Logo
Upload

Welcome to Scribd!

  • DLD Assignment 3 BEE 2 A B Spring 2023 16052023 030704pm

    Uploaded by

    faizan
    11 views1 page
    The document provides instructions for an assignment question asking students to implement a full adder circuit using 2 to 4 line decoders. Students are required to analyze the problem and provide a solution using a truth table and logic diagram. The solution must use the given off-the-shelf components of 2 to 4 line decoders and show the implementation of a full adder. The assignment is for a Digital Logic Design course, is worth 10 marks and is due on May 23rd, 2023.

    Original Description:

    DDDDDDDDDDDDDDDDDDDDDDDDDDD

    Original Title

    DLD-Assignment-3-BEE-2-A-B-Spring-2023-16052023-030704pm

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document provides instructions for an assignment question asking students to implement a full adder circuit using 2 to 4 line decoders. Students are required to analyze the problem and provide a solution using a truth table and logic diagram. The solution must use the given off-the-shelf components of 2 to 4 line decoders and show the implementation of a full adder. The assignment is for a Digital Logic Design course, is worth 10 marks and is due on May 23rd, 2023.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    11 views1 page

    DLD Assignment 3 BEE 2 A B Spring 2023 16052023 030704pm

    Uploaded by

    faizan
    The document provides instructions for an assignment question asking students to implement a full adder circuit using 2 to 4 line decoders. Students are required to analyze the problem and provide a solution using a truth table and logic diagram. The solution must use the given off-the-shelf components of 2 to 4 line decoders and show the implementation of a full adder. The assignment is for a Digital Logic Design course, is worth 10 marks and is due on May 23rd, 2023.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 1

    Bahria University, BSEAS H-11 Campus

    Department of Electrical Engineering


    Assignment No 3 [CLO-3]
    Class/Section: BEE-2 (A/B)
    (Spring 2023 Semester)
    Course: Digital Logic Design Due Date: 23-05-2023
    Course Code: CEN-120 Date: 16-05-2023
    Faculty’s Name: Dr. Imran Fareed Nizami Max Marks: 10

    Question 1. (4+3+3=10 marks)

    You are required to implement a full adder as part of your ongoing project. Off the shelf
    components that are available to you include 2 to 4 line decoders. Analyze the problem and
    provide your solution using the truth table and logic diagram.

    Page 1 of 1

    You might also like