Download as pdf or txt
Download as pdf or txt
You are on page 1of 1

SUVA BANIK

Montreal, QC, H3C 6S3


(438) 466-6712
Email: suva.banik@mail.concordia.ca
LinkedIn Profile: https://www.linkedin.com/in/suva-banik-805ba5189/

16th January 2023

Dear Hiring Manager,

Along with this cover letter, I am applying for the position of Entry Level position at your company as I am
a final semester Master’s program (Expected Graduation Term: Mid-April 2023) student at Concordia
University, Montreal. After carefully reviewing your job description, you are seeking for a candidate that is
very knowledgeable with the IC Design EDA Tools and has a solid understanding of high-speed Analog &
Mixed Signal Circuits and Layout design techniques. Given these requirements, I am confident that I have the
necessary skills to professionally do the job adequately and perform above expectations.

Throughout my academic career, I was consistently praised as efficient by my professors and peers. I am
usually self-motivated when working on academic and extracurricular VLSI projects, and as a result, I have
comprehensive knowledge of designing Digital Circuits, Analog & Mixed Signal (AMS) Circuits as well as
IC custom Layout approaches using CMOS technology. I also have a professional training on “Analog IC
Design”, which was conducted by Dr. Md. Hasanuzzaman, from the VLSI Training Academy (VTA), Dhaka,
Bangladesh. Besides, I have developed communication abilities, time management, multitasking skills, and
leadership skills as I worked as a Team Lead of my academic projects.

I have worked as an Assistant Analog IC Design in Ulkasemi PVT. Limited for 6 months in my country,
where I leant how to custom Layout techniques of AMS Circuits as well as design methodology of AMS
circuits using 22FDSOI and 14nm FinFet node. In addition, I worked as a Research Assistant with Dr. Iqbal
Bahar Chowdhury (Associate Professor at United International University, Dhaka, Bangladesh) where we
developed an Analog Front End for ECG Signal Monitoring System along with custom Layout using 90nm
CMOS node. Besides, while I was working as a Teaching assistant at VTA, I supported new students about
CADENCE EDA Tools and AMS circuit design & Layout techniques.

Finally, I mentioned everything more precisely in my resume, and I utterly believe my academic knowledge,
projects and team works, professional experiences, and around 3 years of experience in Cadence EDA Tools
make me a potential candidate for this job.

Thank you very much for taking time to review my application. I look forward in taking with you to discuss
my technical qualification further.

Sincerely,

Suva Banik
Meng. in Electrical and Computer Engineering,
Concordia University, Montreal, QC

You might also like