Gigabyte Ga Ma785gm Us2h r13 PDF

You might also like

Download as pdf or txt
Download as pdf or txt
You are on page 1of 36

5 4 3 2 1

PAGE TITLE
GA-MA785GM-US2H 26 ALC889A
PAGE TITLE Revision : 1.3 27 AUDIO JACK
D
01 COVER SHEET 28 IT8718 LPC IO ,Dual-BIOS D

02 BOM & PCB MODIFY HISTORY 29 FAN/HWMO KB/USB

y ial
03 BLOCK DIAGRAM 30 ATX, FRONT PANEL
04 CPU HYPER TRANSPORT 31 VCORE (PWMISL6324A+6612A)

op ent
05 CPU DDRII MEMORY 32 POWER SEQUENCE ,EUP
06 CPU CONTROL 33 NB/SB POWER, VCC12HT, VDDA25 ,VCC12_Dual
07 CPU POWER & GND 34 DDRII POWER, VCC18

t C id
C
08 DDRII CHANNEL A 35 REALTK RTL8111C/8101E C

no onf
09 DDRII CHANNEL B 36 TI TSB43AB23 1394A
10 DDRII TERMINATOR
11 RS880 HT-LINK I/F

Do e C
12 RS880 PCIE I/F
13 RS880 SYSTEM I/F
14 RS880 STRAP ,SPMEM
15 RS880 POWER & GND
y t
gab
B B

16 ICS9LPRS477
17 ATI SB710 PCIE/PCI/CPU/LPC
18 ATI SB710 ACPI/USB/GPIO/AUDIO
Gi

19 ATI SB710 SATA/SPI/IDE/HWM


20 ATI SB710 POWER & GND
21 PCI EXPRESS x16 ,x1
22 PCI SLOT 1, 2
A 23 RGB Connector A

24 IDE ,FDD ,HDMI ,DVI Connector


25 COM/LPT/F_USB Title
COVER SHEET
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 1 of 36
5 4 3 2 1
5 4 3 2 1

Model Name:GA-MA785GM-US2H Circuit or PCB layout change for next version


Version: 1.3 Date Change Item Reason
Component value change history P-Code: U97028-0 2008.05.07 Rev0.1 Gerber-out Modify from GA-MA78GM-S2H Rev1.1
D D
Modify NP 孔距 Foot-print ,Remove 未上件 DIP EC-cap ,
Date Change Item Reason 2008.05.30 Rev1.0 Gerber-out Modify DBIOS_RST- signal

2008.05.08 0.1 New BOM Release. Modify from 9MMA78G2H-00-11C 2008.11.26 Rev0.2 Gerber-out Change SB Chipset to SB750 and Add ACC Function / RAID 5

y ial
2008.05.30 1.0A BOM Release. Fixed CPU C1 reset issue ,Add SB OV 2008.12.22 Rev1.0 Gerber-out Modify SPI BIOS I/F FROM SB

2008.09.16 1.0B BOM Release. Improve PWM ISL6324 Comp/APA value for Intersil recommend
Modify from GA-MA78GPM-UD2H Rev1.0
2008.10.29 0.1 New BOM Release. Modify from MA78GPM-DS2H 1.0 2009.04.22 Rev2.0 Gerber-out Co-Lay PCB GA-MA78GPM-UD2H/GA-MA78GM-UD2H/GA-MA78GM-US2H

op ent
2008.11.26 0.2 New BOM Release. Modify from MA78GPM-UD2H 0.1 , Change spec. 2009.05.14 Rev2.01 Gerber-out Rear USB Fusevcc & Fusevcckb 分開

2008.12.22 1.0A BOM Release Modify SPI BIOS I/F FROM SB 2009.05.14 Rev2.01 Gerber-out Co-Lay PCB GA-MA78GPM-UD2H/GA-MA78GM-UD2H/GA-MA78GM-US2H

t C id
Modify from 9MMA78PU2-00-10A
2009.04.23 2.0A BOM Release Co-Lay PCB GA-MA78GPM-UD2H/GA-MA78GM-UD2H/GA-MA78GM-US2H 2009.05.19 Rev1.0 Gerber-out Co-Lay PCB GA-MA785GPM-UD2H/GA-MA785GM-UD2H/GA-MA785GM-US2H

2009.05.15 2.0B BOM Release Rear USB Fusevcc & Fusevcckb 分開 ,P-BOM 2009.10.15 Rev1.1 Gerber-out Add EUP function ,Colay ALC892
C C

no onf
2009.05.15 2.0A BOM Release Remove Side-Port Memory comp ,Change to E-Cap 2009.11.10 Rev1.11 Gerber-out Modify 5VDual protect schematic

2009.05.22 2.0A BOM Release PM 變更包材 ,轉 P-BOM 2010.02.26 Rev1.3 Gerber-out For Turbo 3D feature ,Modify NB_HS ,Add Sticker

Modify from 9MMA78GU2-00-20A


2009.06.01 1.0A BOM Release Co-Lay PCB GA-MA785GPM-UD2H/GA-MA785GM-UD2H/GA-MA785GM-US2H

Do e C
2009.06.12 1.0B BOM Release 永順通知 ,SATA connector 雙胞胎已清完 ,需改回單port ,轉 P-BOM

2009.10.16 1.1A BOM Release Add EUP function ,Colay ALC892

2009.11.11 1.1B BOM Release Modify 5VDual protect schematic

2010.01.13 1.1B ECN BOM Release Change PCB second source 依利 to 祥豐 for PVT report

2010.03.01 1.3A BOM Release


y t
For Turbo 3D feature ,Modify NB_HS ,Add Sticker
gab
B B
Gi

A A

Title
BOM & PCB HISTORY
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 2 of 36
5 4 3 2 1
5 4 3 2 1

RS880 CUSTOMER DESKTOP REFERENCE DESIGN


DDRII 400,533,667,800,1066 UNBUFFERED UNBUFFERED
DDRII DIMM1 DDRII DIMM3
AMD 8,10 9,10

128bit
AM2/AM2g2
D D
Clock
Generator AM2 SOCKET DDRII 400,533,667,800,1066 UNBUFFERED UNBUFFERED
DDRII DIMM2 DDRII DIMM4
ICS9LPR477 16 4,5,6,7 8,10 9,10

HyperTransport 16x16

y ial
DDRII FIRST LOGICAL DIMM DDRII SECOND LOGICAL DIMM

OUT
LINK
DVI

IN
24
FRAME BUFFER
HDMI TMDS/HDMI ATI NB DDR3

op ent
24 RS880(785G) 1Gbit / 64Mx16
Side-Port Memory
HyperTransport LINK0 CPU I/F 128MB
14
1 16X PCIE VIDEO I/F DESKTOP AM2/AM2g2 RS780 CORE & PCIE
POWER POWER
6 1X PCIE I/F
31 33
1 4X PCIE I/F WITH SB I2C I/F BOOTSTRAPS
VGA RGB ROM(NB)

t C id
CON 23 DX10 IGP 14
DDR2 MEMORY SB710 CORE & PCIE
PCIE SLOT POWER POWER
16X
C 16X 21 34 33 C

no onf
1X PCIE INTERFACE

11,12,13,14,15

GIGABIT PCIE SLOT 4X

Do e C
RTL8111C 35 1X 21 PCIE

ATI SB
USB-5 USB-4 USB-3 USB-2 USB-1 USB-0 USB 2.0 SB710 ALC889A
HD AUDIO I/F HD AUDIO CODEC
25 25 35 35 36 36 USB2.0
26, 27

USB-6 USB-7 USB-8 USB-9 USB-10


y t USB-11
SATA II
AZALIA
ATA 66/100/133
SATA II I/F
SATA#0
19
SATA#1
19
SATA#2
19
SATA#3
19
SATA#4
19
SATA#5
36
gab
B B
25 25 25 25 25 25 ACPI
LPC I/F
ATA 66/100/133 I/F IDE
INT RTC 24
HW MONITOR
PCI BUS SPI
17,18,19,20 SPI I/F Dual-BIOS
Gi

19

TI TSB43AB23 PCI SLOT PCI SLOT


1394a 36 #1 22 #2 22
LPC BUS
SB_SPI_CS ITE_SPI_CS1/2

ITE LPC SIO


IT8718 28
A A

FLOPPY KBD HW Title


MOUSE MONITOR 29
24 29 BLOCK DIAGRAM
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 3 of 36
5 4 3 2 1
L0_CADIN_L[0..15]

L0_CADIN_H[0..15]
L0_CADIN_L[0..15]

L0_CADIN_H[0..15]
11

11
CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
L0_CADOUT_L[0..15]
VLDT_RUN = VCC12_HT
L0_CADOUT_L[0..15] 11
L0_CADOUT_H[0..15]
L0_CADOUT_H[0..15] 11
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

y ial
VLDT_A = VCC12_HT
M2CPUA

L0_CLKIN_H1
HYPERTRANSPORT
L0_CLKOUT_H1
VLDT_B = HT12B
11 L0_CLKIN_H1 N6 L0_CLKIN_H(1) L0_CLKOUT_H(1) AD5 L0_CLKOUT_H1 11

op ent
L0_CLKIN_L1 P6 AD4 L0_CLKOUT_L1
11 L0_CLKIN_L1 L0_CLKIN_L(1) L0_CLKOUT_L(1) L0_CLKOUT_L1 11
L0_CLKIN_H0 N3 AD1 L0_CLKOUT_H0
11 L0_CLKIN_H0 L0_CLKIN_H(0) L0_CLKOUT_H(0) L0_CLKOUT_H0 11
L0_CLKIN_L0 N2 AC1 L0_CLKOUT_L0
11 L0_CLKIN_L0 L0_CLKIN_L(0) L0_CLKOUT_L(0) L0_CLKOUT_L0 11
L0_CTLIN_H1 V4 Y6 L0_CTLOUT_H1
11 L0_CTLIN_H1 L0_CTLIN_H(1) L0_CTLOUT_H(1) L0_CTLOUT_H1 11
L0_CTLIN_L1 V5 W6 L0_CTLOUT_L1
11 L0_CTLIN_L1 L0_CTLIN_L(1) L0_CTLOUT_L(1) L0_CTLOUT_L1 11
L0_CTLIN_H0 U1 W2 L0_CTLOUT_H0
11 L0_CTLIN_H0 L0_CTLIN_H(0) L0_CTLOUT_H(0) L0_CTLOUT_H0 11
L0_CTLIN_L0 V1 W3 L0_CTLOUT_L0
11 L0_CTLIN_L0 L0_CTLIN_L(0) L0_CTLOUT_L(0) L0_CTLOUT_L0 11
L0_CADIN_H15 U6 Y5 L0_CADOUT_H15
L0_CADIN_H(15) L0_CADOUT_H(15)

t C id
L0_CADIN_L15 V6 Y4 L0_CADOUT_L15
L0_CADIN_H14 L0_CADIN_L(15) L0_CADOUT_L(15) L0_CADOUT_H14
T4 L0_CADIN_H(14) L0_CADOUT_H(14) AB6
L0_CADIN_L14 T5 AA6 L0_CADOUT_L14
L0_CADIN_H13 L0_CADIN_L(14) L0_CADOUT_L(14) L0_CADOUT_H13
R6 L0_CADIN_H(13) L0_CADOUT_H(13) AB5
L0_CADIN_L13 T6 AB4 L0_CADOUT_L13
L0_CADIN_H12 L0_CADIN_L(13) L0_CADOUT_L(13) L0_CADOUT_H12
P4 L0_CADIN_H(12) L0_CADOUT_H(12) AD6
L0_CADIN_L12 P5 AC6 L0_CADOUT_L12

no onf
L0_CADIN_H11 L0_CADIN_L(12) L0_CADOUT_L(12) L0_CADOUT_H11
M4 L0_CADIN_H(11) L0_CADOUT_H(11) AF6
L0_CADIN_L11 M5 AE6 L0_CADOUT_L11
L0_CADIN_H10 L0_CADIN_L(11) L0_CADOUT_L(11) L0_CADOUT_H10
L6 L0_CADIN_H(10) L0_CADOUT_H(10) AF5
L0_CADIN_L10 M6 AF4 L0_CADOUT_L10
L0_CADIN_H9 L0_CADIN_L(10) L0_CADOUT_L(10) L0_CADOUT_H9
K4 L0_CADIN_H(9) L0_CADOUT_H(9) AH6
L0_CADIN_L9 K5 AG6 L0_CADOUT_L9
L0_CADIN_H8 L0_CADIN_L(9) L0_CADOUT_L(9) L0_CADOUT_H8
J6 L0_CADIN_H(8) L0_CADOUT_H(8) AH5
L0_CADIN_L8 K6 AH4 L0_CADOUT_L8
L0_CADIN_L(8) L0_CADOUT_L(8)
L0_CADIN_H7 U3 Y1 L0_CADOUT_H7 M2CPU
L0_CADIN_L7 L0_CADIN_H(7) L0_CADOUT_H(7) L0_CADOUT_L7
U2 W1

Do e C
L0_CADIN_H6 L0_CADIN_L(7) L0_CADOUT_L(7) L0_CADOUT_H6 AM3RM/SC/BL/MB[12KRC-04K812-11R]
R1 L0_CADIN_H(6) L0_CADOUT_H(6) AA2
L0_CADIN_L6 T1 AA3 L0_CADOUT_L6
L0_CADIN_H5 L0_CADIN_L(6) L0_CADOUT_L(6) L0_CADOUT_H5
R3 L0_CADIN_H(5) L0_CADOUT_H(5) AB1
L0_CADIN_L5 R2 AA1 L0_CADOUT_L5
L0_CADIN_H4 L0_CADIN_L(5) L0_CADOUT_L(5) L0_CADOUT_H4
N1 L0_CADIN_H(4) L0_CADOUT_H(4) AC2
L0_CADIN_L4 P1 AC3 L0_CADOUT_L4
L0_CADIN_H3 L0_CADIN_L(4) L0_CADOUT_L(4) L0_CADOUT_H3
L1 L0_CADIN_H(3) L0_CADOUT_H(3) AE2
L0_CADIN_L3 M1 AE3 L0_CADOUT_L3
L0_CADIN_H2 L0_CADIN_L(3) L0_CADOUT_L(3) L0_CADOUT_H2
L3 L0_CADIN_H(2) L0_CADOUT_H(2) AF1
L0_CADIN_L2 L2 AE1 L0_CADOUT_L2
L0_CADIN_H1 L0_CADIN_L(2) L0_CADOUT_L(2) L0_CADOUT_H1
L0_CADIN_L1
L0_CADIN_H0
L0_CADIN_L0
J1
K1
J3
J2
t
L0_CADIN_H(1)
L0_CADIN_L(1)
L0_CADIN_H(0)
y
L0_CADIN_L(0)

CPU-SK/940AM2/S/GF
L0_CADOUT_H(1)
L0_CADOUT_L(1)
L0_CADOUT_H(0)
L0_CADOUT_L(0)
AG2
AG3
AH1
AG1
L0_CADOUT_L1
L0_CADOUT_H0
L0_CADOUT_L0
gab
Gi

Title
CPU HYPER TRANSPORT
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 4 of 36
M2CPUB M2CPUC

MEMORY INTERFACE A MEMORY INTERFACE B


DCLKA2 AG21 AE14 MDA63 DCLKB2 AJ19 AH13 MDB63
8,10 DCLKA2 MA0_CLK_H(2) MA_DATA(63) MDA[0..63] 8,9 8,10 DCLKB2 MB0_CLK_H(2) MB_DATA(63) MDB[0..63] 8,9
-DCLKA2 AG20 AG14 MDA62 -DCLKB2 AK19 AL13 MDB62
8,10 -DCLKA2 MA0_CLK_L(2) MA_DATA(62) 8,10 -DCLKB2 MB0_CLK_L(2) MB_DATA(62)
DCLKA1 G19 AG16 MDA61 DCLKB1 A18 AL15 MDB61
8,10 DCLKA1 MA0_CLK_H(1) MA_DATA(61) 8,10 DCLKB1 MB0_CLK_H(1) MB_DATA(61)
-DCLKA1 H19 AD17 MDA60 -DCLKB1 A19 AJ15 MDB60
8,10 -DCLKA1 MA0_CLK_L(1) MA_DATA(60) 8,10 -DCLKB1 MB0_CLK_L(1) MB_DATA(60)
DCLKA0 U27 AD13 MDA59 DCLKB0 U31 AF13 MDB59
8,10 DCLKA0 MA0_CLK_H(0) MA_DATA(59) 8,10 DCLKB0 MB0_CLK_H(0) MB_DATA(59)

y ial
-DCLKA0 U26 AE13 MDA58 -DCLKB0 U30 AG13 MDB58
8,10 -DCLKA0 MA0_CLK_L(0) MA_DATA(58) 8,10 -DCLKB0 MB0_CLK_L(0) MB_DATA(58)
AG15 MDA57 AL14 MDB57
MA_DATA(57) MDA56 MB_DATA(57) MDB56
8,10 -CSA1 AC25 MA0_CS_L(1) MA_DATA(56) AE16 8,10 -CSB1 AE30 MB0_CS_L(1) MB_DATA(56) AK15
AA24 AG17 MDA55 AC31 AL16 MDB55
8,10 -CSA0 MA0_CS_L(0) MA_DATA(55) 8,10 -CSB0 MB0_CS_L(0) MB_DATA(55)
AE18 MDA54 AL17 MDB54
MODT_A0 AC28 MA_DATA(54) MDA53 MODT_B0 AD29 MB_DATA(54) MDB53
8,10 MODT_A0 MA0_ODT(0) MA_DATA(53) AD21 8,10 MODT_B0 MB0_ODT(0) MB_DATA(53) AK21
AG22 MDA52 AL21 MDB52
DCLKA5 MA_DATA(52) MDA51 DCLKB5 MB_DATA(52) MDB51
9,10 DCLKA5 AE20 MA1_CLK_H(2) MA_DATA(51) AE17 9,10 DCLKB5 AL19 MB1_CLK_H(2) MB_DATA(51) AH15
-DCLKA5 MDA50 -DCLKB5 MDB50

op ent
9,10 -DCLKA5 AE19 MA1_CLK_L(2) MA_DATA(50) AF17 9,10 -DCLKB5 AL18 MB1_CLK_L(2) MB_DATA(50) AJ16
DCLKA4 G20 AF21 MDA49 DCLKB4 C19 AH19 MDB49
9,10 DCLKA4 MA1_CLK_H(1) MA_DATA(49) 9,10 DCLKB4 MB1_CLK_H(1) MB_DATA(49)
-DCLKA4 G21 AE21 MDA48 -DCLKB4 D19 AL20 MDB48
9,10 -DCLKA4 MA1_CLK_L(1) MA_DATA(48) 9,10 -DCLKB4 MB1_CLK_L(1) MB_DATA(48)
DCLKA3 V27 AF23 MDA47 DCLKB3 W29 AJ22 MDB47
9,10 DCLKA3 MA1_CLK_H(0) MA_DATA(47) 9,10 DCLKB3 MB1_CLK_H(0) MB_DATA(47)
-DCLKA3 W27 AE23 MDA46 -DCLKB3 W28 AL22 MDB46
9,10 -DCLKA3 MA1_CLK_L(0) MA_DATA(46) 9,10 -DCLKB3 MB1_CLK_L(0) MB_DATA(46)
AJ26 MDA45 AL24 MDB45
MA_DATA(45) MDA44 MB_DATA(45) MDB44
9,10 -CSA3 AD27 MA1_CS_L(1) MA_DATA(44) AG26 9,10 -CSB3 AE29 MB1_CS_L(1) MB_DATA(44) AK25
AA25 AE22 MDA43 AB31 AJ21 MDB43
9,10 -CSA2 MA1_CS_L(0) MA_DATA(43) 9,10 -CSB2 MB1_CS_L(0) MB_DATA(43)
AG23 MDA42 AH21 MDB42
MODT_A1 AC27 MA_DATA(42) MDA41 MODT_B1 AD31 MB_DATA(42) MDB41
9,10 MODT_A1 MA1_ODT(0) MA_DATA(41) AH25 9,10 MODT_B1 MB1_ODT(0) MB_DATA(41) AH23
AF25 MDA40 AJ24 MDB40
MA_DATA(40) MB_DATA(40)

t C id
AJ28 MDA39 AL27 MDB39
-SCASA MA_DATA(39) MDA38 -SCASB MB_DATA(39) MDB38
8,9,10 -SCASA AB25 MA_CAS_L MA_DATA(38) AJ29 8,9,10 -SCASB AC29 MB_CAS_L MB_DATA(38) AK27
-SWEA AB27 AF29 MDA37 -SWEB AC30 AH31 MDB37
8,9,10 -SWEA MA_WE_L MA_DATA(37) 8,9,10 -SWEB MB_WE_L MB_DATA(37)
-SRASA AA26 AE26 MDA36 -SRASB AB29 AG30 MDB36
8,9,10 -SRASA MA_RAS_L MA_DATA(36) 8,9,10 -SRASB MB_RAS_L MB_DATA(36)
AJ27 MDA35 AL25 MDB35
SBAA2 MA_DATA(35) MDA34 SBAB2 MB_DATA(35) MDB34
8,9,10 SBAA2 N25 MA_BANK(2) MA_DATA(34) AH27 8,9,10 SBAB2 N31 MB_BANK(2) MB_DATA(34) AL26
SBAA1 Y27 AG29 MDA33 SBAB1 AA31 AJ30 MDB33
8,9,10 SBAA1 MA_BANK(1) MA_DATA(33) 8,9,10 SBAB1 MB_BANK(1) MB_DATA(33)

no onf
SBAA0 AA27 AF27 MDA32 SBAB0 AA28 AJ31 MDB32
8,9,10 SBAA0 MA_BANK(0) MA_DATA(32) 8,9,10 SBAB0 MB_BANK(0) MB_DATA(32)
E29 MDA31 E31 MDB31
CKEA1 MA_DATA(31) MDA30 CKEB1 MB_DATA(31) MDB30
9,10 CKEA1 L27 MA_CKE(1) MA_DATA(30) E28 9,10 CKEB1 M31 MB_CKE(1) MB_DATA(30) E30
CKEA0 M25 D27 MDA29 CKEB0 M29 B27 MDB29
8,10 CKEA0 MA_CKE(0) MA_DATA(29) 8,10 CKEB0 MB_CKE(0) MB_DATA(29)
C27 MDA28 A27 MDB28
MAAA15 MA_DATA(28) MDA27 MAAB15 MB_DATA(28) MDB27
M27 MA_ADD(15) MA_DATA(27) G26 N28 MB_ADD(15) MB_DATA(27) F29
8,9,10 MAAA[0..15] MAAA14 N24 F27 MDA26 8,9,10 MAAB[0..15] MAAB14 N29 F31 MDB26
MAAA13 MA_ADD(14) MA_DATA(26) MDA25 MAAB13 MB_ADD(14) MB_DATA(26) MDB25
AC26 MA_ADD(13) MA_DATA(25) C28 AE31 MB_ADD(13) MB_DATA(25) A29
MAAA12 N26 E27 MDA24 MAAB12 N30 A28 MDB24
MAAA11 MA_ADD(12) MA_DATA(24) MDA23 MAAB11 MB_ADD(12) MB_DATA(24) MDB23
P25 MA_ADD(11) MA_DATA(23) F25 P29 MB_ADD(11) MB_DATA(23) A25
MAAA10 Y25 E25 MDA22 MAAB10 AA29 A24 MDB22
MAAA9 MA_ADD(10) MA_DATA(22) MDA21 MAAB9 MB_ADD(10) MB_DATA(22) MDB21

Do e C
N27 MA_ADD(9) MA_DATA(21) E23 P31 MB_ADD(9) MB_DATA(21) C22
MAAA8 R24 D23 MDA20 MAAB8 R29 D21 MDB20
MAAA7 MA_ADD(8) MA_DATA(20) MDA19 MAAB7 MB_ADD(8) MB_DATA(20) MDB19
P27 MA_ADD(7) MA_DATA(19) E26 R28 MB_ADD(7) MB_DATA(19) A26
MAAA6 R25 C26 MDA18 MAAB6 R31 B25 MDB18
MAAA5 MA_ADD(6) MA_DATA(18) MDA17 MAAB5 MB_ADD(6) MB_DATA(18) MDB17
R26 MA_ADD(5) MA_DATA(17) G23 R30 MB_ADD(5) MB_DATA(17) B23
MAAA4 R27 F23 MDA16 MAAB4 T31 A22 MDB16
MAAA3 MA_ADD(4) MA_DATA(16) MDA15 MAAB3 MB_ADD(4) MB_DATA(16) MDB15
T25 MA_ADD(3) MA_DATA(15) E22 T29 MB_ADD(3) MB_DATA(15) B21
MAAA2 U25 E21 MDA14 MAAB2 U29 A20 MDB14
MAAA1 MA_ADD(2) MA_DATA(14) MDA13 MAAB1 MB_ADD(2) MB_DATA(14) MDB13
T27 MA_ADD(1) MA_DATA(13) F17 U28 MB_ADD(1) MB_DATA(13) C16
MAAA0 W24 G17 MDA12 MAAB0 AA30 D15 MDB12
MA_ADD(0) MA_DATA(12) MDA11 MB_ADD(0) MB_DATA(12) MDB11
MA_DATA(11) G22 MB_DATA(11) C21
DQSA7 AD15 F21 MDA10 DQSB7 AK13 A21 MDB10
-DQSA7
DQSA6
-DQSA6
DQSA5
-DQSA5
DQSA4
AE15
AG18
AG19
AG24
AG25
AG27
t
MA_DQS_H(7)
MA_DQS_L(7)
MA_DQS_H(6)
y
MA_DQS_L(6)
MA_DQS_H(5)
MA_DQS_L(5)
MA_DQS_H(4)
MA_DATA(10)
MA_DATA(9)
MA_DATA(8)
MA_DATA(7)
MA_DATA(6)
MA_DATA(5)
MA_DATA(4)
G18
E17
G16
E15
G13
H13
MDA9
MDA8
MDA7
MDA6
MDA5
MDA4
-DQSB7
DQSB6
-DQSB6
DQSB5
-DQSB5
DQSB4
AJ13
AK17
AJ17
AK23
AL23
AL28
MB_DQS_H(7)
MB_DQS_L(7)
MB_DQS_H(6)
MB_DQS_L(6)
MB_DQS_H(5)
MB_DQS_L(5)
MB_DQS_H(4)
MB_DATA(10)
MB_DATA(9)
MB_DATA(8)
MB_DATA(7)
MB_DATA(6)
MB_DATA(5)
MB_DATA(4)
A17
A16
B15
A14
E13
F13
MDB9
MDB8
MDB7
MDB6
MDB5
MDB4
gab
-DQSA4 AG28 H17 MDA3 -DQSB4 AL29 C15 MDB3
-DQSA[0..8] DQSA3 MA_DQS_L(4) MA_DATA(3) MDA2 -DQSB[0..8] DQSB3 MB_DQS_L(4) MB_DATA(3) MDB2
-DQSA[0..8] 8,9 D29 MA_DQS_H(3) MA_DATA(2) E16 -DQSB[0..8] 8,9 D31 MB_DQS_H(3) MB_DATA(2) A15
-DQSA3 C29 E14 MDA1 -DQSB3 C31 A13 MDB1
DQSA[0..8] DQSA2 MA_DQS_L(3) MA_DATA(1) MDA0 DQSB[0..8] DQSB2 MB_DQS_L(3) MB_DATA(1) MDB0
DQSA[0..8] 8,9 C25 MA_DQS_H(2) MA_DATA(0) G14 DQSB[0..8] 8,9 C24 MB_DQS_H(2) MB_DATA(0) D13
-DQSA2 D25 -DQSB2 C23
DQSA1 MA_DQS_L(2) DQSB1 MB_DQS_L(2)
E19 MA_DQS_H(1) MA_DQS_H(8) J28 D17 MB_DQS_H(1) MB_DQS_H(8) J31
-DQSA1 F19 J27 -DQSB1 C17 J30
DQSA0 MA_DQS_L(1) MA_DQS_L(8) DQSB0 MB_DQS_L(1) MB_DQS_L(8)
F15 MA_DQS_H(0) C14 MB_DQS_H(0)
-DQSA0 G15 J25 -DQSB0 C13 J29
MA_DQS_L(0) MA_DM(8) MB_DQS_L(0) MB_DM(8)
DMA[0:8] DMA7 AF15 K25 DMB7 AJ14 K29
DMA[0..8] 8,9 MA_DM(7) MA_CHECK(7) MB_DM(7) MB_CHECK(7)
DMA6 AF19 J26 DMB[0..8] DMB6 AH17 K31
MA_DM(6) MA_CHECK(6) DMB[0..8] 8,9 MB_DM(6) MB_CHECK(6)
Gi

DMA5 AJ25 G28 DMB5 AJ23 G30


DMA4 MA_DM(5) MA_CHECK(5) DMB4 MB_DM(5) MB_CHECK(5)
AH29 MA_DM(4) MA_CHECK(4) G27 AK29 MB_DM(4) MB_CHECK(4) G29
DMA3 B29 L24 DMB3 C30 L29
DMA2 MA_DM(3) MA_CHECK(3) DMB2 MB_DM(3) MB_CHECK(3)
E24 MA_DM(2) MA_CHECK(2) K27 A23 MB_DM(2) MB_CHECK(2) L28
DMA1 E18 H29 DMB1 B17 H31
DMA0 MA_DM(1) MA_CHECK(1) DMB0 MB_DM(1) MB_CHECK(1)
H15 MA_DM(0) MA_CHECK(0) H27 B13 MB_DM(0) MB_CHECK(0) G31

Title
CPU DDRII MEMORY
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 5 of 36
-CPURST

C1798
100P/4/NPO/50V/J

VDDA25
2.5V/0.5A
FB1 30/6/4A/S DDR18V

C3 C13 C4
4.7u/8/Y5V/10V/Z 0.22u/6/X7R/16V/K M2CPUD
VCORE 3.3n/4/X7R/50V/K

SB600 DDR18V C10


MISC
R65 R56 R2555 R2557 R57
CPU_PWR / DDR18V 3.9n/4/X7R/50V/K D10
VDDA1
VDDA2
300/4/X 300/4 1K/4 1K/4 300/4
CPUCLK0_H C1 CLKIN_H
16 CPUCLK0_H
-CPURST R26 300/4 BC1 A8 CLKIN_H

y ial
0.01U/4/X7R/16V/K R5 B8
-LDT_STOP R36 300/4 C2 169/4/1CLKIN_L CLKIN_L
16 CPUCLK0_L CPUCLK0_L
CPU_PWRGD C9 D2 CPU_VID5 3VDUAL
3.9n/4/X7R/50V/K PWROK VID(5) VID5 31
C74 150P/4/NPO/50V/J -LDT_STOP D8 D1 CPU_VID4
13,17 -LDT_STOP LDTSTOP_L VID(4) VID4 31
For AM2 CPU hang at E1/F2/F5 13,17 -CPURST -CPURST C7 C1 CPU_VID3
RESET_L VID(3) VID3 31
R89 0/4/SHT/X E3 CPU_VID2
18 CPU_CRST- VID(2) VID2 31
CPU_PRESENT_L AL3 E2 CPU_VID1 R59
3VDUAL VCC3 CPU_PRESENT_L VID(1) VID1 31
E1 CPU_VID0 8.2K/4
VID(0) VID0 31
R58 1K/4/X

op ent
GND
R8 22/4/X SIC AL6 AK7 THERMTRIP_L THERMTRIP_CPU_L
28 SI_CLK SIC THERMTRIP_L THERMTRIP_CPU_L 18

3
R9 22/4/X SID AK6 AL7
28 SI_DAT SID PROCHOT_L
R2506 R2507 DDR18V R17 390/4 Q9
8.2K/4 8.2K/4 R19 1K/4 CPU_TDI AL10 AK10 CPU_TDO DDR18V R176 1K/4 R175 1K/4 MMBT2222A/SOT23/600mA/40
18 CPU_TDI TDI TDO CPU_TDO 18

3
CPU_TRST- AJ10
18 CPU_TRST- TRST_L SOT23
CPU_TCK AH10 Q10
DDR18V PWM_PWRGD 31 18 CPU_TCK TCK
CPU_TMS

1
18 CPU_TMS AL9 TMS
3

Q309 Q310 C1752 CPU_DBREQ- A5 B6 CPU_DBRDY R174 1K/4 SOT23


D D 18 CPU_DBREQ- DBREQ_L DBRDY CPU_DBRDY 18
0.1u/4/Y5V/16V/Z/X

1
t C id
R2756 G2 AK11 MMBT2222A/SOT23/600mA/40
G S G S 31,33 COREFB+ VDD_FB_H VDDIO_FB_H
300/4 G1 AL11
31,33 COREFB- VDD_FB_L VDDIO_FB_L DDR18V
R1 1K/4 TP88
Erratum 133, Revision Guide for
2

17 CPU_PG_SB E12 VTT_SENSE PSI_L F1


CPU_M_VREF VCC12_HT AMD NPT 0Fh Processors DDR18V
2N7002/SOT23/25pF/5
R2724 1K/4/X MMBT2222A/SOT23/600mA/40 F12 V8 R53 44.2/4/1 R60
VCC12_HT M_VREF HTREF1

no onf
R11 39.2/4/1 AH11 V7 R54 44.2/4/1 300/4 CPU_TEST26 R37 300/4
DDR18V DDR18V M_ZN HTREF0
R12 39.2/4/1 AJ11 M_ZP
CPU_TEST25_H A10 C11 R55 80.6/4/1 -PROCHOT
R190 -PROCHOT_CPU
0/4/SHT/X CPU_PRESENT_L R49 1K/4
PWROK > CPU_TEST25_L B10 TEST25_H TEST29_H
D11
-PROCHOT_CPU 17
CPU_TEST25_H R42 510/4
TEST25_L TEST29_L
SVC/SVD(CPU_PWROK) R2754 R13
R14
300/4
300/4
F10 TEST19 Route as 80-Ohm differential impedance
300/4 CPU_TEST25_L R43 510/4
10 uS R2755
E9
AJ7
TEST18 Keep trace to resistor less than 1" from CPU pin
CPU_PWRGD TEST13
1K/4 F6 TEST9 CPU_TEST21 R47 300/4
3

TP89 D6 AK8 CPU_TEST24


Q355 C1790 TP91 TEST17 TEST24 TP92

Do e C
D
E7 TEST16 TEST23 AH8
0.1u/4/Y5V/16V/Z/X R2725 300/4/X CPU_TEST22
C1791 R2726 300/4/X
F8
C5
TEST15 TEST22 AJ9
AL8 CPU_TEST21
Erratum 133, Revision Guide for
TEST14 TEST21
0.01U/4/X7R/16V/K/X G S R2727 1K/4 AH9 TEST12 TEST20 AJ8 CPU_TEST20 AMD NPT 0Fh Processors GND
M2CPUE DDR18V
2

E5 TEST7 TEST28_H J10


AJ5 H9 INTERNAL MISC CPU_TEST27 R2728 300/4
2N7002/SOT23/25pF/5 TEST6 TEST28_L CPU_TEST27
28 GNDA AG9 THERMDC TEST27 AK9 L25 RSVD1 RSVD17 E20
AG8 AK5 CPU_TEST26 L26 B19 CPU_TEST20 R2729 1K/4
28,29 TMPIN2 THERMDA TEST26 RSVD2 RSVD18
DDR18V AH7 G7 L31 CPU_TEST22 R2730 1K/4
CPUVREF BC116
AJ6
TEST3
TEST2
TEST10
TEST8 D4 L30
RSVD3
RSVD4 RSVD19 AL4 CPU_TEST24 R2731 1K/4
AK4

40 MILS WIDTH
CPU_M_VREF
SR19
16.9/4/1
y t 31,33 COREFB-
2.2n/4/X7R/50V/K/X

LAYOUT: Route trace 50 mils wide and


500 to 750 mils long between these caps. W26
W25
RSVD5
RSVD6
RSVD20
RSVD21

RSVD22
RSVD23

RSVD24
AK3

F2
F3

G4
GND
gab
C9 AE27 G3
22u/8/X5R/6.3V/M/X RSVD7 RSVD25 CORE_TYPE_DET
U24 RSVD8 RSVD26 G5 CORE_TYPE_DET 31
31,33 COREFB+ V24 RSVD9
AE28 AD25 R2448 300/4 DDR18V
RSVD10 RSVD27
1

SBC12 SBC31 AE24


SC35 SR20 RSVD28
RSVD29 AE25 AM2: high, AM2R2: low
1U/6/X7R/16V/K 16.9/4/1 AJ18
1N/4/X7R/50V/K RSVD30
2

31,33 COREFB- RSVD31 AJ20


RSVD32 C18
C10 Y31 C20
0.1U/6/Y5V/25V/Z/X RSVD11 RSVD33
Y30 RSVD12 RSVD34 G24
0.1u/4/X7R/16V/K AG31 G25
31,33 COREFB+ RSVD13 RSVD35
Gi

V31 RSVD14 RSVD36 H25


W31 RSVD15 RSVD37 V29
AF31 RSVD16 RSVD38 W30

Title
CPU CONTROL
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 6 of 36
VCORE_NB
VLDT_RUN_B is connected to the VLDT_RUN power
supply through the package or on the die. It is only connected
on the board to decoupling near the CPU package. C1344 C1343 C1342 C1345 C1346
M2CPUF VCORE M2CPUI 22u/8/X5R/6.3V/M 0.1u/4/X7R/16V/K 180P/4/NPO/50V/J
VDD1 M2CPUG VCORE M2CPUH HT12B 1U/6/X7R/16V/K 0.01U/4/X7R/16V/K
A4 A3 VCC12_HT VDDIO
VDD1 VSS1
VCORE_NB A6 A7 VDD2 VDD3 AJ4 H6
VDD2 VSS2 VLDT_A1 VLDT_B1 GND
VCORE AA8 VDD3 VSS3 A9 L14 VDD1 VSS1 AK20 AA20 VDD1 VSS1 N17 AJ3 VLDT_A2 VLDT_B2 H5
AA10 A11 L16 AK22 AA22 N19 AJ2 H2 BC795
VDD4 VSS4 VDD2 VSS2 VDD2 VSS2 VLDT_A3 VLDT_B3 4.7u/8/Y5V/10V/Z
AA12 VDD5 VSS5 AA4 L18 VDD3 VSS3 AK24 AB13 VDD3 VSS3 N21 AJ1 VLDT_A4 VLDT_B4 H1
AA14 AA5 M2 AK26 AB15 N23 DDRVTT DDRVTT
VDD6 VSS6 VDD4 VSS4 VDD4 VSS4
AA16 VDD7 VSS7 AA7 M3 VDD5 VSS5 AK28 AB17 VDD5 VSS5 P2 D12 VTT1 VTT5 AK12
AA18 AA9 M7 AK30 AB19 P3 C12 AJ12 GND DDR18V
VDD8 VSS8 VDD6 VSS6 VDD6 VSS6 VTT2 VTT6 BUTTOM SIDE

y ial
AB7 VDD9 VSS9 AA11 M9 VDD7 VSS7 AL5 AB21 VDD7 VSS7 P8 B12 VTT3 VTT7 AH12
AB9 AA13 M11 B4 AB23 P10 DDR18V A12 AG12
VDD10 VSS10 VDD8 VSS8 VDD8 VSS8 VTT4 VTT8
AB11 VDD11 VSS11 AA15 M13 VDD9 VSS9 B9 AC12 VDD9 VSS9 P12 VTT9 AL12
AC4 VDD12 VSS12 AA17 M15 VDD10 VSS10 B11 AC14 VDD10 VSS10 P14 AB24 VDDIO1
AC5 AA19 M17 B14 AC16 P16 AB26 K24 SC2 SC4 SC5 SC6
VDD13 VSS13 VDD11 VSS11 VDD11 VSS11 VDDIO2 VSS1 0.22u/6/X7R/16V/K 0.01U/4/X7R/16V/K
AC8 VDD14 VSS14 AA21 M19 VDD12 VSS12 B16 AC18 VDD12 VSS12 P18 AB28 VDDIO3 VSS2 K26
AC10 AA23 N8 B18 AC20 P20 AB30 K28 0.22u/6/X5R/10V/K/X 180P/4/NPO/50V/J
VDD15 VSS15 VDD13 VSS13 VDD13 VSS13 VDDIO4 VSS3
AD2 VDD16 VSS16 AB2 N10 VDD14 VSS14 B20 AC22 VDD14 VSS14 P22 AC24 VDDIO5 VSS4 K30

op ent
AD3 VDD17 VSS17 AB3 N12 VDD15 VSS15 B22 AD11 VDD15 VSS15 R7 AD26 VDDIO6 VSS5 L7
AD7 AB8 N14 B24 AD23 R9 AD28 L9 GND
VDD18 VSS18 VDD16 VSS16 VDD16 VSS16 VDDIO7 VSS6
AD9 VDD19 VSS19 AB10 N16 VDD17 VSS17 B26 AE12 VDD17 VSS17 R11 AD30 VDDIO8 VSS7 L11
AE10 AB12 N18 B28 AF11 R13 AF30 L13 DDR18V
VDD20 VSS20 VDD18 VSS18 VDD18 VSS18 VDDIO29 VSS8
AF7 VDD21 VSS21 AB14 P7 VDD19 VSS19 B30 L20 VDD19 VSS19 R15 M24 VDDIO9 VSS9 L15
AF9 VDD22 VSS22 AB16 P9 VDD20 VSS20 C3 L22 VDD20 VSS20 R17 M26 VDDIO10 VSS10 L17
AG4 VDD23 VSS23 AB18 P11 VDD21 VSS21 D14 M21 VDD21 VSS21 R19 M28 VDDIO11 VSS11 L19
AG5 VDD24 VSS24 AB20 P13 VDD22 VSS22 D16 M23 VDD22 VSS22 R21 M30 VDDIO12 VSS12 L21
AG7 AB22 P15 D18 N20 R23 P24 L23 SC9 SC10 SC7 SC8 SC31
VDD25 VSS25 VDD23 VSS23 VDD23 VSS23 VDDIO13 VSS13 22u/8/X5R/6.3V/M/X 4.7u/8/Y5V/10V/Z 180P/4/NPO/50V/J/X
AH2 VDD26 VSS26 AC7 P17 VDD24 VSS24 D20 N22 VDD24 VSS24 T8 P26 VDDIO14 VSS14 M8
AH3 AC9 P19 D22 P21 T10 P28 M10 22u/8/X5R/6.3V/M 4.7u/8/Y5V/10V/Z/X
VDD27 VSS27 VDD25 VSS25 VDD25 VSS25 VDDIO15 VSS15

t C id
B3 VDD28 VSS28 AC11 R4 VDD26 VSS26 D24 P23 VDD26 VSS26 T12 P30 VDDIO16 VSS16 M12
B5 VDD29 VSS29 AC13 R5 VDD27 VSS27 D26 R22 VDD27 VSS27 T14 T24 VDDIO17 VSS17 M14
B7 AC15 R8 D28 T23 T16 T26 M16 GND
VCORE_NB VDD30 VSS30 VDD28 VSS28 VDD28 VSS28 VDDIO18 VSS18
VCORE C2 VDD31 VSS31 AC17 R10 VDD29 VSS29 D30 U22 VDD29 VSS29 T18 T28 VDDIO19 VSS19 M18
C4 VDD32 VSS32 AC19 R12 VDD30 VSS30 E11 V23 VDD30 VSS30 T20 T30 VDDIO20 VSS20 M20
C6 VDD33 VSS33 AC21 R14 VDD31 VSS31 F4 W22 VDD31 VSS31 T22 V25 VDDIO21 VSS21 M22
VCORE_NB C8 VDD34 VSS34 AC23 R16 VDD32 VSS32 F14 Y23 VDD32 VSS32 U4 V26 VDDIO22 VSS22 N4

no onf
VCORE D3 VDD35 VSS35 AD8 R18 VDD33 VSS33 F16 VSS33 U5 V28 VDDIO23 VSS23 N5
D5 VDD36 VSS36 AD10 R20 VDD34 VSS34 F18 VSS34 U7 V30 VDDIO24 VSS24 N7

VCORE_NB
D7
D9
VDD37 VSS37 AD12
AD14
T2
T3
VDD35 VSS35 F20
F22
VSS35 U9
U11
Y24
Y26
VDDIO25 VSS25 N9
N11 VCORE BUTTOM SIDE
VDD38 VSS38 VDD36 VSS36 VSS36 VDDIO26 VSS26
VCORE E4 VDD39 VSS39 AD16 T7 VDD37 VSS37 F24 VSS37 U13 Y28 VDDIO27 VSS27 N13
E6 VDD40 VSS40 AD20 T9 VDD38 VSS38 F26 VSS38 U15 Y29 VDDIO28 VSS28 N15
E8 VDD41 VSS41 AD22 T11 VDD39 VSS39 F28 VSS39 U17
VCORE_NB E10 VDD42 VSS42 AD24 T13 VDD40 VSS40 F30 VSS40 U19
F5 AE4 T15 G9 U21 SC11 SC12 SC13 SC14 SC15
VCORE VDD43 VSS43 VDD41 VSS41 VSS41
F7 AE5 T17 G11 U23 GND 0.22u/6/X7R/16V/K 0.22u/6/X5R/10V/K/X 180P/4/NPO/50V/J
VDD44 VSS44 VDD42 VSS42 VSS42 0.22u/6/X5R/10V/K/X 0.01U/4/X7R/16V/K/X
F9 VDD45 VSS45 AE9 T19 VDD43 VSS43 H8 VSS43 V2

Do e C
VCORE_NB F11 VDD46 VSS46 AE11 T21 VDD44 VSS44 H10 VSS44 V3
VCORE G6 VDD47 VSS47 AF2 U8 VDD45 VSS45 H12 VSS45 V10
G8 AF3 U10 H14 V12 GND
VDD48 VSS48 VDD46 VSS46 VSS46
G10 VDD49 VSS49 AF8 U12 VDD47 VSS47 H16 VSS47 V14
VCORE_NB G12 VDD50 VSS50 AF10 U14 VDD48 VSS48 H18 VSS48 V16
VCORE H7 VDD51 VSS51 AF12 U16 VDD49 VSS49 H22 VSS49 V18
H11
H23
VDD52 VSS52 AF14
AF16
U18
U20
VDD50 VSS50 H24
H26
VSS50 V20
V22
BUTTOM SIDE
VDD53 VSS53 VDD51 VSS51 VSS51
J8 VDD54 VSS54 AF18 V9 VDD52 VSS52 H28 VSS52 W9
J12 AF20 V11 H30 W11 VCORE
VDD55 VSS55 VDD53 VSS53 VSS53
J14 VDD56 VSS56 AF22 V13 VDD54 VSS54 J4 VSS54 W13
J16 AF24 V15 J5 W15
J18
J20
J22
J24
K7
K9
VDD57
VDD58
VDD59
VDD60
VDD61
VDD62
VDD63
VSS57
VSS58
VSS59
VSS61
VSS62
VSS63
VSS64
AF26
AF28
AG10
AG11
AH14
AH16
V17
V19
V21
W4
W5
W8
t
VDD55
VDD56
VDD57
y
VDD58
VDD59
VDD60
VDD61
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
J7
J9
J11
J13
J15
J17
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
W17
W19
W21
W23
Y8
Y10
SC16 SC17
22u/8/X5R/6.3V/M
SC18 SC19
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
SC20 SC21
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M/X
SC22 SC23
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M/X 22u/8/X5R/6.3V/M/X
gab
K11 VDD64 VSS65 AH18 W10 VDD62 VSS62 J19 VSS62 Y12
K13 AH20 W12 J21 W7 GND
VDD65 VSS66 VDD63 VSS63 VSS63 VCORE
K15 VDD66 VSS67 AH22 W14 VDD64 VSS64 J23 VSS64 Y20
K17 VDD67 VSS68 AH24 W16 VDD65 VSS65 K2 VSS65 Y22
K19 VDD68 VSS69 AH26 W18 VDD66 VSS66 K3
K21 VDD69 VSS70 AH28 W20 VDD67 VSS67 K8
K23 AH30 Y2 K10 GND
VDD70 VSS71 VDD68 VSS68 SC24 SC25 SC26 SC27 SC28 SC29 SC30
L4 VDD71 VSS72 AK2 Y3 VDD69 VSS69 K12
L5 AK14 Y7 K14 22u/8/X5R/6.3V/M 22u/8/X5R/6.3V/M 22u/8/X5R/6.3V/M 22u/8/X5R/6.3V/M
VDD72 VSS73 VDD70 VSS70 22u/8/X5R/6.3V/M 22u/8/X5R/6.3V/M/X 22u/8/X5R/6.3V/M/X
L8 VDD73 VSS74 AK16 Y9 VDD71 VSS71 K16
L10 VDD74 VSS75 AK18 Y11 VDD72 VSS72 K18
L12 VDD75 VSS240 Y14 Y13 VDD73 VSS73 K20
Gi

Y17 Y16 Y15 K22 GND


VDD150 VSS241 VDD74 VSS74
Y19 VDD151 Y21 VDD75 VSS75 Y18
GND
GND
1021 EMI

DDRVTT
DDRVTT

C1316 C1317 C1318 C1319 C1320 C1321 C1322 C1323 BC20 BC23 BC24 BC25
DDR18V 4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
1N/4/X7R/50V/K
1N/4/X7R/50V/K 180P/4/NPO/50V/J
180P/4/NPO/50V/J 100P/4/NPO/50V/J 100P/4/NPO/50V/J 100P/4/NPO/50V/J/X
VCC12_HT 100P/4/NPO/50V/J/X

GND
C1324 C1325 C1326 C1327 DDRVTT
C1328 C1329 C1330 C1331 C1332 C1333 4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
180P/4/NPO/50V/J
180P/4/NPO/50V/J

GND C1334 C1335 C1336 C1337 C1338 C1339 C1340 C1341


GND 4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
1N/4/X7R/50V/K
1N/4/X7R/50V/K 180P/4/NPO/50V/J
180P/4/NPO/50V/J
Title
CPU POWER & GND
GND Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 7 of 36
8 7 6 5 4 3 2 1

-DQSA[0..8]
-DQSA[0..8] 5,9
DQSA[0..8] DQSB[0..8] DQSB[0..8] 5,9
DQSA[0..8] 5,9 DDR2_2
DDR2_1 DMA[0:8] -DQSB[0..8]
DMA[0..8] 5,9 -DQSB[0..8] 5,9
2 68 DMB[0..8]
VSS NC DMB[0..8] 5,9
2 VSS NC 68 5 VSS NC/TEST 102
5 VSS NC/TEST 102 8 VSS NC 19
8 VSS NC 19 11 VSS
11 VSS 14 VSS ODT1 77
14 77 17 195 MODT_B0
VSS ODT1 VSS ODT0 MODT_B0 5,10
17 195 MODT_A0 20
VSS ODT0 MODT_A0 5,10 VSS
20 VSS 23 VSS CB(0) 42
23 VSS CB(0) 42 26 VSS CB(1) 43
26 VSS CB(1) 43 29 VSS CB(2) 48
29 VSS CB(2) 48 32 VSS CB(3) 49
D
32 VSS CB(3) 49 35 VSS CB(4) 161 D
35 VSS CB(4) 161 38 VSS CB(5) 162
38 VSS CB(5) 162 41 VSS CB(6) 167
41 VSS CB(6) 167 44 VSS CB(7) 168
44 VSS CB(7) 168 47 VSS
47 50 7 DQSB0
VSS DQSA0 VSS DQS(0) -DQSB0
50 VSS DQS(0) 7 65 VSS DQS*(0) 6
65 6 -DQSA0 66
VSS DQS*(0) VSS DQSB1
66 VSS 79 VSS DQS(1) 16
DQSA1 -DQSB1

y ial
79 VSS DQS(1) 16 82 VSS DQS*(1) 15
82 15 -DQSA1 85
VSS DQS*(1) VSS DQSB2
85 VSS 88 VSS DQS(2) 28
88 28 DQSA2 91 27 -DQSB2
VSS DQS(2) -DQSA2 VSS DQS*(27)
91 VSS DQS*(27) 27 94 VSS
94 97 37 DQSB3
VSS DQSA3 VSS DQS(3) -DQSB3
97 VSS DQS(3) 37 100 VSS DQS*(3) 36
100 36 -DQSA3 103
VSS DQS*(3) VSS DQSB4
103 VSS 106 VSS DQS(4) 84
106 84 DQSA4 109 83 -DQSB4
VSS DQS(4) -DQSA4 VSS DQS*(4)
109 VSS DQS*(4) 83 112 VSS

op ent
112 115 93 DQSB5
VSS DQSA5 VSS DQS(5) -DQSB5
115 VSS DQS(5) 93 118 VSS DQS*(5) 92
118 92 -DQSA5 121
VSS DQS*(5) VSS DQSB6
121 VSS 124 VSS DQS(6) 105
124 105 DQSA6 127 104 -DQSB6
VSS DQS(6) -DQSA6 VSS DQS*(6)
127 VSS DQS*(6) 104 130 VSS
130 133 114 DQSB7
VSS DQSA7 VSS DQS(7) -DQSB7
133 VSS DQS(7) 114 136 VSS DQS*(7) 113
136 113 -DQSA7 139
VSS DQS*(7) VSS
139 VSS 142 VSS DQS8 46
142 VSS DQS8 46 145 VSS DQS8* 45
145 VSS DQS8* 45 148 VSS
148 151 125 DMB0
VSS DMA0 VSS DM0/DQS9
151 VSS DM0/DQS9 125 154 VSS NC/DQS9* 126

t C id
154 VSS NC/DQS9* 126 157 VSS
157 160 134 DMB1
VSS DMA1 VSS DM1/DQS10
160 VSS DM1/DQS10 134 163 VSS NC/DQS10* 135
163 VSS NC/DQS10* 135 166 VSS
166 169 146 DMB2
VSS DMA2 VSS DM2/DQS11
169 VSS DM2/DQS11 146 198 VSS NC/DQS11* 147
C 198 VSS NC/DQS11* 147 201 VSS
C
201 204 155 DMB3
VSS DMA3 VSS DM3/DQS12
204 155 207 156

no onf
VSS DM3/DQS12 VSS NC/DQS12*
207 VSS NC/DQS12* 156 210 VSS
210 213 202 DMB4
VSS DMA4 VSS DM4/DQS13
213 VSS DM4/DQS13 202 216 VSS NC/DQS13* 203
216 VSS NC/DQS13* 203 219 VSS
219 222 211 DMB5
VSS DMA5 VSS DM5/DQS14
222 VSS DM5/DQS14 211 225 VSS NC/DQS14* 212
225 VSS NC/DQS14* 212 228 VSS
228 231 223 DMB6
VSS DMA6 VSS DM6/DQS15
231 VSS DM6/DQS15 223 234 VSS NC/DQS15* 224
234 VSS NC/DQS15* 224 237 VSS
237 51 232 DMB7
VSS DMA7 VDDQ DM7/DQS16
51 VDDQ DM7/DQS16 232 56 VDDQ NC/DQS16* 233
56 VDDQ NC/DQS16* 233 62 VDDQ
62 VDDQ 72 VDDQ DM8/DQS17 164

Do e C
72 VDDQ DM8/DQS17 164 75 VDDQ NC/DQS17* 165
VCC3 75 165 78
VDDQ NC/DQS17* VDDQ MDB0
78 VDDQ 191 VDDQ DQ(0) 3
191 3 MDA0 DDR18V 194 4 MDB1 MDB[0..63] 5,9
VDDQ DQ(0) MDA[0..63] 5,9 VDDQ DQ(1)
DDR18V 194 4 MDA1 181 9 MDB2
BC9 BC13 BC16 VDDQ DQ(1) MDA2 VDDQ DQ(2) MDB3
181 VDDQ DQ(2) 9 175 VDDQ DQ(3) 10
175 10 MDA3 170 122 MDB4
0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z VDDQ DQ(3) MDA4 VDDQ DQ(4) MDB5
170 VDDQ DQ(4) 122 53 VDD DQ(5) 123
53 123 MDA5 59 128 MDB6
0.1U/4/Y5V/16V/Z VDD DQ(5) MDA6 VDD DQ(6) MDB7
59 VDD DQ(6) 128 64 VDD DQ(7) 129
64 129 MDA7 197 12 MDB8
VDD DQ(7) MDA8 VDD DQ(8) MDB9
197 VDD DQ(8) 12 69 VDD DQ(9) 13
69 13 MDA9 172 21 MDB10
VDD DQ(9) MDA10 VDD DQ(10) MDB11
172 VDD DQ(10) 21 187 VDD DQ(11) 22
187 22 MDA11 184 131 MDB12

DDR_VREF

C123 VCC3
184
178
189
67

18
55
238
VDD
VDD
VDD
VDD
VDD

RC1
RC0
VDDSPD
t
DQ(11)
DQ(12)
DQ(13)
DQ(14)
y
DQ(15)
DQ(16)
DQ(17)
DQ(18)
DQ(19)
131
132
140
141
24
25
30
31
MDA12
MDA13
MDA14
MDA15
MDA16
MDA17
MDA18
MDA19
DDR_VREF

C124
0.1u/4/X7R/16V/K
VCC3
VREF_DDRB
178
189
67

18
55
238
1
VDD
VDD
VDD
VDD

RC1
RC0
VDDSPD
DQ(12)
DQ(13)
DQ(14)
DQ(15)
DQ(16)
DQ(17)
DQ(18)
DQ(19)
DQ(20)
132
140
141
24
25
30
31
143
MDB13
MDB14
MDB15
MDB16
MDB17
MDB18
MDB19
MDB20
gab
B
0.1u/4/X7R/16V/K VREF_DDRA MDA20 SMBCLK VREF MDB21 B
1 VREF DQ(20) 143 9,16,18,31,32 SMBCLK 120 SCL DQ(21) 144
SMBCLK 120 144 MDA21 SMBDATA 119 149 MDB22
9,16,18,31,32 SMBCLK SCL DQ(21) 9,16,18,31,32 SMBDATA SDA DQ(22)
SMBDATA 119 149 MDA22 101 150 MDB23
9,16,18,31,32 SMBDATA SDA DQ(22) SA2 DQ(23)
101 150 MDA23 240 33 MDB24
SA2 DQ(23) MDA24 SA1 DQ(24) MDB25
240 SA1 DQ(24) 33 VCC3 239 SA0 DQ(25) 34
239 34 MDA25 39 MDB26
SA0 DQ(25) MDA26 SBAB1 DQ(26) MDB27
DQ(26) 39 5,9,10 SBAB1 190 BA1 DQ(27) 40
SBAA1 190 40 MDA27 SBAB0 71 152 MDB28
5,9,10 SBAA1 BA1 DQ(27) 5,9,10 SBAB0 BA0 DQ(28)
SBAA0 71 152 MDA28 153 MDB29
5,9,10 SBAA0 BA0 DQ(28) DQ(29)
153 MDA29 171 158 MDB30
DQ(29) MDA30 CKEB0 CKE1 DQ(30) MDB31
171 CKE1 DQ(30) 158 5,10 CKEB0 52 CKE0 DQ(31) 159
CKEA0 52 159 MDA31 80 MDB32
5,10 CKEA0 CKE0 DQ(31) DQ(32)
80 MDA32 76 81 MDB33
DQ(32) 5,10 -CSB1 S1* DQ(33)
76 81 MDA33 193 86 MDB34
5,10 -CSA1 S1* DQ(33) 5,10 -CSB0 S0* DQ(34)
193 86 MDA34 87 MDB35
5,10 -CSA0 S0* DQ(34) DQ(35)
Gi

87 MDA35 -DCLKB2 221 199 MDB36


DQ(35) 5,10 -DCLKB2 CK2*/RFU DQ(36)
-DCLKA2 221 199 MDA36 DCLKB2 220 200 MDB37
5,10 -DCLKA2 CK2*/RFU DQ(36) 5,10 DCLKB2 CK2/RFU DQ(37)
DCLKA2 220 200 MDA37 -DCLKB1 138 205 MDB38
5,10 DCLKA2 CK2/RFU DQ(37) 5,10 -DCLKB1 CK1*/RFU DQ(38)
-DCLKA1 138 205 MDA38 DCLKB1 137 206 MDB39
5,10 -DCLKA1 CK1*/RFU DQ(38) 5,10 DCLKB1 CK1/RFU DQ(39)
DCLKA1 137 206 MDA39 -DCLKB0 186 89 MDB40
5,10 DCLKA1 CK1/RFU DQ(39) 5,10 -DCLKB0 CK0* DQ(40)
-DCLKA0 186 89 MDA40 DCLKB0 185 90 MDB41
5,10 -DCLKA0 CK0* DQ(40) 5,10 DCLKB0 CK0 DQ(41)
DCLKA0 185 90 MDA41 95 MDB42
5,10 DCLKA0 CK0 DQ(41) DQ(42)
95 MDA42 MAAB0 188 96 MDB43
MAAA0 DQ(42) MDA43 5,9,10 MAAB[0..15] MAAB1 A0 DQ(43) MDB44
188 A0 DQ(43) 96 183 A1 DQ(44) 208
5,9,10 MAAA[0..15] MAAA1 183 208 MDA44 MAAB2 63 209 MDB45
MAAA2 A1 DQ(44) MDA45 MAAB3 A2 DQ(45) MDB46
63 A2 DQ(45) 209 182 A3 DQ(46) 214
MAAA3 182 214 MDA46 MAAB4 61 215 MDB47
MAAA4 A3 DQ(46) MDA47 MAAB5 A4 DQ(47) MDB48
61 A4 DQ(47) 215 60 A5 DQ(48) 98
MAAA5 60 98 MDA48 MAAB6 180 99 MDB49
MAAA6 A5 DQ(48) MDA49 MAAB7 A6 DQ(49) MDB50
180 A6 DQ(49) 99 58 A7 DQ(50) 107
MAAA7 58 107 MDA50 MAAB8 179 108 MDB51
MAAA8 A7 DQ(50) MDA51 MAAB9 A8 DQ(51) MDB52
179 A8 DQ(51) 108 177 A9 DQ(52) 217
MAAA9 177 217 MDA52 MAAB10 70 218 MDB53
MAAA10 A9 DQ(52) MDA53 MAAB11 A10/AP DQ(53) MDB54
70 A10/AP DQ(53) 218 57 A11 DQ(54) 226
MAAA11 57 226 MDA54 MAAB12 176 227 MDB55
MAAA12 A11 DQ(54) MDA55 MAAB13 A12 DQ(55) MDB56
176 A12 DQ(55) 227 196 A13 DQ(56) 110
MAAA13 196 110 MDA56 MAAB14 174 111 MDB57
MAAA14 A13 DQ(56) MDA57 MAAB15 A14 DQ(57) MDB58
174 A14 DQ(57) 111 173 A15 DQ(58) 116
MAAA15 173 116 MDA58 SBAB2 54 117 MDB59
A15 DQ(58) 5,9,10 SBAB2 A16/BA2 DQ(59)
A SBAA2 54 117 MDA59 229 MDB60 A
5,9,10 SBAA2 A16/BA2 DQ(59) DQ(60)
229 MDA60 -SCASB 74 230 MDB61
DQ(60) 5,9,10 -SCASB CAS* DQ(61)
-SCASA 74 230 MDA61 -SRASB 192 235 MDB62
5,9,10 -SCASA CAS* DQ(61) 5,9,10 -SRASB RSA* DQ(62)
-SRASA 192 235 MDA62 -SWEB 73 236 MDB63
DDR18V 5,9,10 -SRASA RSA* DQ(62) 5,9,10 -SWEB WE* DQ(63)
-SWEA 73 236 MDA63
5,9,10 -SWEA WE* DQ(63)

DDR2/240/BL/VA/D
R154 DDR_VREF DDR2/240/BL/VA/D
59/4/1 SMBCLK
9,16,18,31,32 SMBCLK
SMBDATA
9,16,18,31,32 SMBDATA
Title
R155
59/4/1
BC10
0.1u/4/X7R/16V/K
BC11
1N/4/X7R/50V/K C125 C126
DDRII CHANNEL A
100P/4/NPO/50V/X 100P/4/N/50V/X Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 8 of 36
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1

-DQSA[0..8] -DQSB[0..8]
-DQSA[0..8] 5,8 -DQSB[0..8] 5,8
DDR2_3 DQSA[0..8] DDR2_4 DQSB[0..8]
DQSA[0..8] 5,8 DQSB[0..8] 5,8
DMA[0:8] DMB[0..8]
DMA[0..8] 5,8 DMB[0..8] 5,8
2 VSS NC 68 2 VSS NC 68
5 VSS NC/TEST 102 5 VSS NC/TEST 102
8 VSS NC 19 8 VSS NC 19
11 VSS 11 VSS
14 VSS ODT1 77 14 VSS ODT1 77
17 195 MODT_A1 17 195 MODT_B1
VSS ODT0 MODT_A1 5,10 VSS ODT0 MODT_B1 5,10
20 VSS 20 VSS
23 VSS CB(0) 42 23 VSS CB(0) 42
26 VSS CB(1) 43 26 VSS CB(1) 43
29 VSS CB(2) 48 29 VSS CB(2) 48
32 VSS CB(3) 49 32 VSS CB(3) 49
35 VSS CB(4) 161 35 VSS CB(4) 161
D
38 VSS CB(5) 162 38 VSS CB(5) 162 D
41 VSS CB(6) 167 41 VSS CB(6) 167
44 VSS CB(7) 168 44 VSS CB(7) 168
47 VSS 47 VSS
50 7 DQSA0 50 7 DQSB0
VSS DQS(0) -DQSA0 VSS DQS(0) -DQSB0
65 VSS DQS*(0) 6 65 VSS DQS*(0) 6
66 VSS 66 VSS
79 16 DQSA1 79 16 DQSB1
VSS DQS(1) -DQSA1 VSS DQS(1) -DQSB1
82 VSS DQS*(1) 15 82 VSS DQS*(1) 15

y ial
85 VSS 85 VSS
88 28 DQSA2 88 28 DQSB2
VSS DQS(2) -DQSA2 VSS DQS(2) -DQSB2
91 VSS DQS*(27) 27 91 VSS DQS*(27) 27
94 VSS 94 VSS
97 37 DQSA3 97 37 DQSB3
VSS DQS(3) -DQSA3 VSS DQS(3) -DQSB3
100 VSS DQS*(3) 36 100 VSS DQS*(3) 36
103 VSS 103 VSS
106 84 DQSA4 106 84 DQSB4
VSS DQS(4) -DQSA4 VSS DQS(4) -DQSB4
109 VSS DQS*(4) 83 109 VSS DQS*(4) 83
112 VSS 112 VSS
115 93 DQSA5 115 93 DQSB5
VSS DQS(5) VSS DQS(5)

op ent
118 92 -DQSA5 118 92 -DQSB5
VSS DQS*(5) VSS DQS*(5)
121 VSS 121 VSS
124 105 DQSA6 124 105 DQSB6
VSS DQS(6) -DQSA6 VSS DQS(6) -DQSB6
127 VSS DQS*(6) 104 127 VSS DQS*(6) 104
130 VSS 130 VSS
133 114 DQSA7 133 114 DQSB7
VSS DQS(7) -DQSA7 VSS DQS(7) -DQSB7
136 VSS DQS*(7) 113 136 VSS DQS*(7) 113
139 VSS 139 VSS
142 VSS DQS8 46 142 VSS DQS8 46
145 VSS DQS8* 45 145 VSS DQS8* 45
148 VSS 148 VSS
151 125 DMA0 151 125 DMB0
VSS DM0/DQS9 VSS DM0/DQS9
154 VSS NC/DQS9* 126 154 VSS NC/DQS9* 126
157 VSS 157 VSS

t C id
160 134 DMA1 160 134 DMB1
VSS DM1/DQS10 VSS DM1/DQS10
163 VSS NC/DQS10* 135 163 VSS NC/DQS10* 135
166 VSS 166 VSS
169 146 DMA2 169 146 DMB2
VSS DM2/DQS11 VSS DM2/DQS11
198 VSS NC/DQS11* 147 198 VSS NC/DQS11* 147
201 VSS 201 VSS
C 204 155 DMA3 204 155 DMB3 C
VSS DM3/DQS12 VSS DM3/DQS12
207 VSS NC/DQS12* 156 207 VSS NC/DQS12* 156
210 210

no onf
VSS DMA4 VSS DMB4
213 VSS DM4/DQS13 202 213 VSS DM4/DQS13 202
216 VSS NC/DQS13* 203 216 VSS NC/DQS13* 203
219 VSS 219 VSS
222 211 DMA5 222 211 DMB5
VSS DM5/DQS14 VSS DM5/DQS14
225 VSS NC/DQS14* 212 225 VSS NC/DQS14* 212
228 VSS 228 VSS
231 223 DMA6 231 223 DMB6
VSS DM6/DQS15 VSS DM6/DQS15
234 VSS NC/DQS15* 224 234 VSS NC/DQS15* 224
237 VSS 237 VSS
51 232 DMA7 51 232 DMB7
VDDQ DM7/DQS16 VDDQ DM7/DQS16
56 VDDQ NC/DQS16* 233 56 VDDQ NC/DQS16* 233
62 VDDQ 62 VDDQ
72 VDDQ DM8/DQS17 164 72 VDDQ DM8/DQS17 164
75 VDDQ NC/DQS17* 165 75 VDDQ NC/DQS17* 165

Do e C
78 VDDQ 78 VDDQ
191 3 MDA0 191 3 MDB0
VDDQ DQ(0) MDA[0..63] 5,8 VDDQ DQ(0)
DDR18V 194 4 MDA1 DDR18V 194 4 MDB1 MDB[0..63] 5,8
VDDQ DQ(1) MDA2 VDDQ DQ(1) MDB2
181 VDDQ DQ(2) 9 181 VDDQ DQ(2) 9
175 10 MDA3 175 10 MDB3
VDDQ DQ(3) MDA4 VDDQ DQ(3) MDB4
170 VDDQ DQ(4) 122 170 VDDQ DQ(4) 122
53 123 MDA5 53 123 MDB5
VDD DQ(5) MDA6 VDD DQ(5) MDB6
59 VDD DQ(6) 128 59 VDD DQ(6) 128
64 129 MDA7 64 129 MDB7
VDD DQ(7) MDA8 VDD DQ(7) MDB8
197 VDD DQ(8) 12 197 VDD DQ(8) 12
69 13 MDA9 69 13 MDB9
VDD DQ(9) MDA10 VDD DQ(9) MDB10
172 VDD DQ(10) 21 172 VDD DQ(10) 21
187 22 MDA11 187 22 MDB11
VDD DQ(11) MDA12 VDD DQ(11) MDB12
184 VDD DQ(12) 131 184 VDD DQ(12) 131
178 132 MDA13 178 132 MDB13

DDR_VREF

C121
0.1u/4/X7R/16V/K
8,16,18,31,32 SMBCLK
VCC3
SMBCLK
189
67

18
55
238
1
120
VDD
VDD
VDD

RC1
RC0
VDDSPD
VREF
SCL
DQ(13)
DQ(14)
DQ(15)
DQ(16)
DQ(17)
DQ(18)
DQ(19)
DQ(20)
DQ(21)
y t 140
141
24
25
30
31
143
144
MDA14
MDA15
MDA16
MDA17
MDA18
MDA19
MDA20
MDA21
DDR_VREF

C122
0.1u/4/X7R/16V/K
8,16,18,31,32 SMBCLK
VCC3
SMBCLK
189
67

18
55
238
1
120
VDD
VDD
VDD

RC1
RC0
VDDSPD
VREF
DQ(13)
DQ(14)
DQ(15)
DQ(16)
DQ(17)
DQ(18)
DQ(19)
DQ(20)
DQ(21)
140
141
24
25
30
31
143
144
MDB14
MDB15
MDB16
MDB17
MDB18
MDB19
MDB20
MDB21
gab
B
SMBDATA MDA22 SMBDATA SCL MDB22 B
8,16,18,31,32 SMBDATA 119 SDA DQ(22) 149 8,16,18,31,32 SMBDATA 119 SDA DQ(22) 149
101 150 MDA23 101 150 MDB23
SA2 DQ(23) MDA24 SA2 DQ(23) MDB24
VCC3 240 SA1 DQ(24) 33 VCC3 240 SA1 DQ(24) 33
239 34 MDA25 239 34 MDB25
SA0 DQ(25) MDA26 SA0 DQ(25) MDB26
DQ(26) 39 DQ(26) 39
SBAA1 190 40 MDA27 SBAB1 190 40 MDB27
5,8,10 SBAA1 BA1 DQ(27) 5,8,10 SBAB1 BA1 DQ(27)
SBAA0 71 152 MDA28 SBAB0 71 152 MDB28
5,8,10 SBAA0 BA0 DQ(28) 5,8,10 SBAB0 BA0 DQ(28)
153 MDA29 153 MDB29
DQ(29) MDA30 DQ(29) MDB30
171 CKE1 DQ(30) 158 171 CKE1 DQ(30) 158
CKEA1 52 159 MDA31 CKEB1 52 159 MDB31
5,10 CKEA1 CKE0 DQ(31) 5,10 CKEB1 CKE0 DQ(31)
80 MDA32 80 MDB32
DQ(32) MDA33 DQ(32) MDB33
5,10 -CSA3 76 S1* DQ(33) 81 5,10 -CSB3 76 S1* DQ(33) 81
193 86 MDA34 193 86 MDB34
5,10 -CSA2 S0* DQ(34) 5,10 -CSB2 S0* DQ(34)
87 MDA35 87 MDB35
-DCLKA5 DQ(35) MDA36 -DCLKB5 DQ(35) MDB36
5,10 -DCLKA5 221 CK2*/RFU DQ(36) 199 5,10 -DCLKB5 221 CK2*/RFU DQ(36) 199
Gi

DCLKA5 220 200 MDA37 DCLKB5 220 200 MDB37


5,10 DCLKA5 CK2/RFU DQ(37) 5,10 DCLKB5 CK2/RFU DQ(37)
-DCLKA4 138 205 MDA38 -DCLKB4 138 205 MDB38
5,10 -DCLKA4 CK1*/RFU DQ(38) 5,10 -DCLKB4 CK1*/RFU DQ(38)
DCLKA4 137 206 MDA39 DCLKB4 137 206 MDB39
5,10 DCLKA4 CK1/RFU DQ(39) 5,10 DCLKB4 CK1/RFU DQ(39)
-DCLKA3 186 89 MDA40 -DCLKB3 186 89 MDB40
5,10 -DCLKA3 CK0* DQ(40) 5,10 -DCLKB3 CK0* DQ(40)
DCLKA3 185 90 MDA41 DCLKB3 185 90 MDB41
5,10 DCLKA3 CK0 DQ(41) 5,10 DCLKB3 CK0 DQ(41)
95 MDA42 95 MDB42
MAAA0 DQ(42) MDA43 MAAB0 DQ(42) MDB43
188 A0 DQ(43) 96 5,8,10 MAAB[0..15] 188 A0 DQ(43) 96
5,8,10 MAAA[0..15] MAAA1 183 208 MDA44 MAAB1 183 208 MDB44
MAAA2 A1 DQ(44) MDA45 MAAB2 A1 DQ(44) MDB45
63 A2 DQ(45) 209 63 A2 DQ(45) 209
MAAA3 182 214 MDA46 MAAB3 182 214 MDB46
MAAA4 A3 DQ(46) MDA47 MAAB4 A3 DQ(46) MDB47
61 A4 DQ(47) 215 61 A4 DQ(47) 215
MAAA5 60 98 MDA48 MAAB5 60 98 MDB48
MAAA6 A5 DQ(48) MDA49 MAAB6 A5 DQ(48) MDB49
180 A6 DQ(49) 99 180 A6 DQ(49) 99
MAAA7 58 107 MDA50 MAAB7 58 107 MDB50
MAAA8 A7 DQ(50) MDA51 MAAB8 A7 DQ(50) MDB51
179 A8 DQ(51) 108 179 A8 DQ(51) 108
MAAA9 177 217 MDA52 MAAB9 177 217 MDB52
MAAA10 A9 DQ(52) MDA53 MAAB10 A9 DQ(52) MDB53
70 A10/AP DQ(53) 218 70 A10/AP DQ(53) 218
MAAA11 57 226 MDA54 MAAB11 57 226 MDB54
MAAA12 A11 DQ(54) MDA55 MAAB12 A11 DQ(54) MDB55
176 A12 DQ(55) 227 176 A12 DQ(55) 227
MAAA13 196 110 MDA56 MAAB13 196 110 MDB56
MAAA14 A13 DQ(56) MDA57 MAAB14 A13 DQ(56) MDB57
174 A14 DQ(57) 111 174 A14 DQ(57) 111
MAAA15 173 116 MDA58 MAAB15 173 116 MDB58
SBAA2 A15 DQ(58) MDA59 SBAB2 A15 DQ(58) MDB59
5,8,10 SBAA2 54 A16/BA2 DQ(59) 117 5,8,10 SBAB2 54 A16/BA2 DQ(59) 117
229 MDA60 229 MDB60
-SCASA DQ(60) MDA61 -SCASB DQ(60) MDB61
A
5,8,10 -SCASA 74 CAS* DQ(61) 230 5,8,10 -SCASB 74 CAS* DQ(61) 230 A
-SRASA 192 235 MDA62 -SRASB 192 235 MDB62
5,8,10 -SRASA RSA* DQ(62) 5,8,10 -SRASB RSA* DQ(62)
-SWEA 73 236 MDA63 -SWEB 73 236 MDB63
5,8,10 -SWEA WE* DQ(63) 5,8,10 -SWEB WE* DQ(63)

DDR2/240/WH/VA/D DDR2/240/WH/VA/D

Title
DDRII CHANNEL B
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 9 of 36
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1

DCLKA2 DCLKB2
5,8 DCLKA2 5,8 DCLKB2 DDRVTT

C102 C104
1.5p/4/NPO/50V/C 1.5p/4/NPO/50V/C RN20
-DCLKA2 -DCLKB2 CKEA1 8 7
DDRVTT 5,8 -DCLKA2 5,8 -DCLKB2
CKEB0 6 5
MAAA14 4 3
C1354 0.1U/4/Y5V/16V/Z DCLKA1 DCLKB1 SBAA2 2 1
5,8 DCLKA1 5,8 DCLKB1
C1364 0.1U/4/Y5V/16V/Z 47/8P4R/4
D C1368 0.1U/4/Y5V/16V/Z RN18 D
C1388 0.1U/4/Y5V/16V/Z C58 C105 MAAA12 8 7
BC8 22u/8/X5R/6.3V/M 1.5p/4/NPO/50V/C 1.5p/4/NPO/50V/C MAAA9 6 5
BC12 22u/8/X5R/6.3V/M -DCLKA1 -DCLKB1 MAAA11 4 3
5,8 -DCLKA1 5,8 -DCLKB1
SBAB2 2 1
47/8P4R/4
DCLKA0 DCLKB0 RN17

y ial
5,8 DCLKA0 5,8 DCLKB0
MAAA7 8 7
MAAA8 6 5
C59 C116 MAAA6 4 3
1.5p/4/NPO/50V/C 1.5p/4/NPO/50V/C CKEA0 2 1
-DCLKA0 -DCLKB0 47/8P4R/4
5,8 -DCLKA0 5,8 -DCLKB0
RN16
MAAA5 8 7

op ent
DCLKA5 DCLKB5 CKEB1 6 5
5,9 DCLKA5 5,9 DCLKB5
MAAA15 4 3
MAAB15 2 1
C60 C117 47/8P4R/4
1.5p/4/NPO/50V/C 1.5p/4/NPO/50V/C RN15
-DCLKA5 -DCLKB5 MAAB14 8 7
5,9 -DCLKA5 5,9 -DCLKB5
MAAB12 6 5
MAAB11 4 3
DCLKA4 DCLKB4 MAAB9 2 1
5,9 DCLKA4 5,9 DCLKB4
47/8P4R/4

t C id
RN14
C61 C118 MAAB7 8 7
1.5p/4/NPO/50V/C 1.5p/4/NPO/50V/C MAAB8 6 5
DDRVTT DDR18V -DCLKA4 -DCLKB4 MAAB6 4 3
5,9 -DCLKA4 5,9 -DCLKB4
MAAB5 2 1
C C6 0.1U/4/Y5V/16V/Z 47/8P4R/4 C
C5 0.1U/4/Y5V/16V/Z DCLKA3 DCLKB3 RN13

no onf
5,9 DCLKA3 5,9 DCLKB3
C12 0.1U/4/Y5V/16V/Z MAAB3 8 7
C11 0.1U/4/Y5V/16V/Z MAAB4 6 5
C16 0.1U/4/Y5V/16V/Z C1403 C120 MAAB1 4 3
C15 0.1U/4/Y5V/16V/Z 1.5p/4/NPO/50V/C 1.5p/4/NPO/50V/C MAAA4 2 1
C35 0.1U/4/Y5V/16V/Z -DCLKA3 -DCLKB3 47/8P4R/4
5,9 -DCLKA3 5,9 -DCLKB3
RN12
MAAA3 8 7
C18 0.1U/4/Y5V/16V/Z MAAB2 6 5
C17 0.1U/4/Y5V/16V/Z DDR18V DDR18V MAAA1 4 3
C29 0.1U/4/Y5V/16V/Z MAAA2 2 1

Do e C
C19 0.1U/4/Y5V/16V/Z 47/8P4R/4
C31 0.1U/4/Y5V/16V/Z MAAA0 C37 22p/4/NPO/50V/J MAAB0 C73 22p/4/NPO/50V/J RN11
C30 0.1U/4/Y5V/16V/Z MAAA1 C36 22p/4/NPO/50V/J MAAB1 C72 22p/4/NPO/50V/J MAAA10 8 7
C32 0.1U/4/Y5V/16V/Z MAAA2 C39 22p/4/NPO/50V/J MAAB2 C77 22p/4/NPO/50V/J MAAB0 6 5
C34 0.1U/4/Y5V/16V/Z MAAA3 C38 22p/4/NPO/50V/J MAAB3 C76 22p/4/NPO/50V/J MAAA0 4 3
C33 0.1U/4/Y5V/16V/Z MAAA4 C41 22p/4/NPO/50V/J MAAB4 C80 22p/4/NPO/50V/J SBAA1 2 1
MAAA5 C40 22p/4/NPO/50V/J MAAB5 C78 22p/4/NPO/50V/J 47/8P4R/4
MAAA6 C43 22p/4/NPO/50V/J MAAB6 C83 22p/4/NPO/50V/J RN10
MAAA7 C42 22p/4/NPO/50V/J MAAB7 C81 22p/4/NPO/50V/J SBAB1 8 7
MAAA8 C45 22p/4/NPO/50V/J MAAB8 C95 22p/4/NPO/50V/J MAAB10 6 5
MAAA9 C44 22p/4/NPO/50V/J MAAB9 C85 22p/4/NPO/50V/J SBAA0
y tMAAA10
MAAA11
MAAA12
MAAA13
MAAA14
MAAA15
C47
C46
C49
C48
C51
C50
22p/4/NPO/50V/J
22p/4/NPO/50V/J
22p/4/NPO/50V/J
22p/4/NPO/50V/J
22p/4/NPO/50V/J
22p/4/NPO/50V/J
MAAB10
MAAB11
MAAB12
MAAB13
MAAB14
MAAB15
C101
C100
C63
C62
C65
C64
22p/4/NPO/50V/J
22p/4/NPO/50V/J
22p/4/NPO/50V/J
22p/4/NPO/50V/J
22p/4/NPO/50V/J
22p/4/NPO/50V/J
-SRASB

SBAB0
-CSB2
-CSB0
4
2

8
6
RN9
3
1

7
5
47/8P4R/4
gab
4 3
B -SCASA B
2 1
47/8P4R/4
RN8
-SWEA C53 22p/4/NPO/50V/J -SWEB C67 22p/4/NPO/50V/J MODT_B1 8 7
5,8,9 -SWEA 5,8,9 -SWEB
-SCASA C52 22p/4/NPO/50V/J -SCASB C66 22p/4/NPO/50V/J MODT_B0 6 5
5,8,9 -SCASA 5,8,9 -SCASB
-SRASA C55 22p/4/NPO/50V/J -SRASB C69 22p/4/NPO/50V/J -CSB3 4 3
5,8,9 -SRASA 5,8,9 -SRASB
SBAA0 C54 22p/4/NPO/50V/J SBAB0 C68 22p/4/NPO/50V/J -CSA1 2 1
SBAA1 C57 22p/4/NPO/50V/J SBAB1 C71 22p/4/NPO/50V/J 47/8P4R/4
SBAA2 C56 22p/4/NPO/50V/J SBAB2 C70 22p/4/NPO/50V/J RN7
-SRASA 8 7
-SWEB 6 5
Gi

MAAB13 4 3
-SCASB 2 1
47/8P4R/4
RN6
-CSA2 8 7
-CSA0 6 5
-SWEA 4 3
MODT_A0 2 1
SBAA[0:2] MODT_B[0..1] MODT_B[0..1] 5,8,9 47/8P4R/4
SBAA[0:2] 5,8,9 RN5
MODT_A1 8 7
-CSA[0:3] SBAB[0:2] MAAA13 6 5
-CSA[0:3] 5,8,9
SBAB[0:2] 5,8,9 -CSA3 4 3
-CSB1 2 1
CKEA[0:1] -CSB[0:3] 47/8P4R/4
CKEA[0:1] 5,8,9 -CSB[0:3] 5,8,9

MAAA[0..15] CKEB[0:1]
A MAAA[0..15] 5,8,9 CKEB[0:1] 5,8,9 A

MODT_A[0..1] MODT_A[0..1] 5,8,9 MAAB[0..15]


MAAB[0..15] 5,8,9

Title
DDRII TERMINATOR
Size Document Number Rev
B GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 10 of 36
8 7 6 5 4 3 2 1
5 4 3 2 1

U3A
L0_CADOUT_H0 Y25 D24 L0_CADIN_H0 L0_CADIN_L[0..15]
HT_RXCAD0P HT_TXCAD0P L0_CADIN_L[0..15] 4
L0_CADOUT_L0 Y24 PART 1 OF 6 D25 L0_CADIN_L0
L0_CADOUT_H1 HT_RXCAD0N HT_TXCAD0N L0_CADIN_H1 L0_CADIN_H[0..15]
V22 HT_RXCAD1P HT_TXCAD1P E24 L0_CADIN_H[0..15] 4
D L0_CADOUT_L1 L0_CADIN_L1 D
V23 HT_RXCAD1N HT_TXCAD1N E25
L0_CADOUT_H2 V25 F24 L0_CADIN_H2
L0_CADOUT_L2 HT_RXCAD2P HT_TXCAD2P L0_CADIN_L2
V24 HT_RXCAD2N HT_TXCAD2N F25
L0_CADOUT_H3 U24 F23 L0_CADIN_H3
L0_CADOUT_L3 HT_RXCAD3P HT_TXCAD3P L0_CADIN_L3
U25 HT_RXCAD3N HT_TXCAD3N F22
L0_CADOUT_H4 T25 H23 L0_CADIN_H4 L0_CADOUT_L[0..15]
HT_RXCAD4P HT_TXCAD4P L0_CADOUT_L[0..15] 4
L0_CADOUT_L4 L0_CADIN_L4

y ial
T24 HT_RXCAD4N HT_TXCAD4N H22
L0_CADOUT_H5 P22 J25 L0_CADIN_H5 L0_CADOUT_H[0..15]
HT_RXCAD5P HT_TXCAD5P L0_CADOUT_H[0..15] 4

HYPER TRANSPORT CPU


L0_CADOUT_L5 P23 J24 L0_CADIN_L5
L0_CADOUT_H6 HT_RXCAD5N HT_TXCAD5N L0_CADIN_H6
P25 HT_RXCAD6P HT_TXCAD6P K24
L0_CADOUT_L6 P24 K25 L0_CADIN_L6
L0_CADOUT_H7 HT_RXCAD6N HT_TXCAD6N L0_CADIN_H7
N24 HT_RXCAD7P HT_TXCAD7P K23
L0_CADOUT_L7 N25 K22 L0_CADIN_L7
HT_RXCAD7N HT_TXCAD7N

op ent
L0_CADOUT_H8 AC24 F21 L0_CADIN_H8
L0_CADOUT_L8 HT_RXCAD8P HT_TXCAD8P L0_CADIN_L8
AC25 HT_RXCAD8N HT_TXCAD8N G21
L0_CADOUT_H9 AB25 G20 L0_CADIN_H9
L0_CADOUT_L9 HT_RXCAD9P HT_TXCAD9P L0_CADIN_L9
AB24 HT_RXCAD9N HT_TXCAD9N H21
L0_CADOUT_H10 AA24 J20 L0_CADIN_H10
L0_CADOUT_L10 HT_RXCAD10P HT_TXCAD10P L0_CADIN_L10
AA25 HT_RXCAD10N HT_TXCAD10N J21
L0_CADOUT_H11 Y22 J18 L0_CADIN_H11
L0_CADOUT_L11 HT_RXCAD11P HT_TXCAD11P L0_CADIN_L11
Y23 HT_RXCAD11N HT_TXCAD11N K17
L0_CADOUT_H12 W21 L19 L0_CADIN_H12

t C id
L0_CADOUT_L12 HT_RXCAD12P HT_TXCAD12P L0_CADIN_L12
C W20 HT_RXCAD12N HT_TXCAD12N J19 C
L0_CADOUT_H13 V21 M19 L0_CADIN_H13
L0_CADOUT_L13 HT_RXCAD13P HT_TXCAD13P L0_CADIN_L13
V20 HT_RXCAD13N HT_TXCAD13N L18
L0_CADOUT_H14 U20 M21 L0_CADIN_H14
L0_CADOUT_L14 HT_RXCAD14P HT_TXCAD14P L0_CADIN_L14
U21 HT_RXCAD14N HT_TXCAD14N P21

no onf
L0_CADOUT_H15 U19 P18 L0_CADIN_H15
L0_CADOUT_L15 HT_RXCAD15P HT_TXCAD15P L0_CADIN_L15
U18 HT_RXCAD15N HT_TXCAD15N M18

L0_CLKOUT_H0 L0_CLKIN_H0

I/F
4 L0_CLKOUT_H0 T22 HT_RXCLK0P HT_TXCLK0P H24 L0_CLKIN_H0 4
L0_CLKOUT_L0 T23 H25 L0_CLKIN_L0
4 L0_CLKOUT_L0 HT_RXCLK0N HT_TXCLK0N L0_CLKIN_L0 4
L0_CLKOUT_H1 AB23 L21 L0_CLKIN_H1
4 L0_CLKOUT_H1 HT_RXCLK1P HT_TXCLK1P L0_CLKIN_H1 4
L0_CLKOUT_L1 AA22 L20 L0_CLKIN_L1
4 L0_CLKOUT_L1 HT_RXCLK1N HT_TXCLK1N L0_CLKIN_L1 4
L0_CTLOUT_H0 M22 M24 L0_CTLIN_H0
4 L0_CTLOUT_H0 HT_RXCTL0P HT_TXCTL0P L0_CTLIN_H0 4
L0_CTLOUT_L0 M23 M25 L0_CTLIN_L0
4 L0_CTLOUT_L0 L0_CTLIN_L0 4

Do e C
L0_CTLOUT_H1 HT_RXCTL0N HT_TXCTL0N L0_CTLIN_H1
4 L0_CTLOUT_H1 R21 HT_RXCTL1P HT_TXCTL1P P19 L0_CTLIN_H1 4
L0_CTLOUT_L1 R20 R18 L0_CTLIN_L1
4 L0_CTLOUT_L1 HT_RXCTL1N HT_TXCTL1N L0_CTLIN_L1 4
R267 301/4/1HT_RXCALP C23 B24 HT_TXCALP R268 301/4/1
HT_RXCALP HT_TXCALP
HT_RXCALN A24 HT_RXCALN HT_TXCALN B25 HT_TXCALN

RS880/785G/FCBGA528/A11/[10HB1-10S880-10R]

1
B
t NB_HS
B

1
y
gab
VCORE

2
C147 C148 C149 C150 C151

2
0.1U/4/X5R/10V/K 0.1U/4/X5R/10V/K 0.1U/4/X5R/10V/K 0.1U/4/X5R/10V/K 0.1U/4/X5R/10V/K NB_HS/[12SP2-01A004-D1R_12SP2-01A004-D2R]
Gi

HT Link Stitching Caps

A A

Title
RS880 HT-LINK I/F
Size Document Number Rev
B GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 11 of 36
5 4 3 2 1
5 4 3 2 1

EXP_A_RXP[0..15] EXP_A_TXP[0..15]
EXP_A_RXP[0..15] 21 EXP_A_TXP[0..15] 21
EXP_A_RXN[0..15] EXP_A_TXN[0..15]
EXP_A_RXN[0..15] 21 EXP_A_TXN[0..15] 21

U3B
EXP_A_RXP0 D4 A5 EXP_A_TXP0
EXP_A_RXN0 GFX_RX0P GFX_TX0P EXP_A_TXN0
EXP_A_RXP1
C4 GFX_RX0N PART 2 OF 6 GFX_TX0N B5
EXP_A_TXP1
A3 GFX_RX1P GFX_TX1P A4
EXP_A_RXN1 B3 B4 EXP_A_TXN1
D
EXP_A_RXP2 GFX_RX1N GFX_TX1N EXP_A_TXP2 D
C2 GFX_RX2P GFX_TX2P C3
EXP_A_RXN2 C1 B2 EXP_A_TXN2
EXP_A_RXP3 GFX_RX2N GFX_TX2N EXP_A_TXP3
E5 GFX_RX3P GFX_TX3P D1
EXP_A_RXN3 F5 D2 EXP_A_TXN3
EXP_A_RXP4 GFX_RX3N GFX_TX3N EXP_A_TXP4
G5 GFX_RX4P GFX_TX4P E2
EXP_A_RXN4 G6 E1 EXP_A_TXN4
GFX_RX4N GFX_TX4N

y ial
EXP_A_RXP5 H5 F4 EXP_A_TXP5
EXP_A_RXN5 GFX_RX5P GFX_TX5P EXP_A_TXN5
H6 GFX_RX5N GFX_TX5N F3
EXP_A_RXP6 J6 F1 EXP_A_TXP6
EXP_A_RXN6 GFX_RX6P GFX_TX6P EXP_A_TXN6
J5 GFX_RX6N GFX_TX6N F2
EXP_A_RXP7 J7 H4 EXP_A_TXP7
EXP_A_RXN7 GFX_RX7P GFX_TX7P EXP_A_TXN7
J8 GFX_RX7N GFX_TX7N H3
EXP_A_RXP8 L5 H1 EXP_A_TXP8
EXP_A_RXN8 GFX_RX8P GFX_TX8P EXP_A_TXN8
L6 GFX_RX8N GFX_TX8N H2

op ent
EXP_A_RXP9 M8 J2 EXP_A_TXP9
EXP_A_RXN9 GFX_RX9P GFX_TX9P EXP_A_TXN9
L8 GFX_RX9N GFX_TX9N J1
EXP_A_RXP10 P7 K4 EXP_A_TXP10
GFX_RX10P GFX_TX10P

PCIE I/F
EXP_A_RXN10 M7 K3 EXP_A_TXN10
EXP_A_RXP11 GFX_RX10N GFX_TX10N EXP_A_TXP11
P5 GFX_RX11P GFX_TX11P K1
EXP_A_RXN11 M5 K2 EXP_A_TXN11
EXP_A_RXP12 GFX_RX11N GFX_TX11N EXP_A_TXP12
R8 M4

GFX
EXP_A_RXN12 GFX_RX12P GFX_TX12P EXP_A_TXN12
P8 GFX_RX12N GFX_TX12N M3
EXP_A_RXP13 R6 M1 EXP_A_TXP13
EXP_A_RXN13 GFX_RX13P GFX_TX13P EXP_A_TXN13
R5 GFX_RX13N GFX_TX13N M2

t C id
EXP_A_RXP14 P4 N2 EXP_A_TXP14
EXP_A_RXN14 GFX_RX14P GFX_TX14P EXP_A_TXN14
P3 GFX_RX14N GFX_TX14N N1
EXP_A_RXP15 T4 P1 EXP_A_TXP15
EXP_A_RXN15 GFX_RX15P GFX_TX15P EXP_A_TXN15
T3 GFX_RX15N GFX_TX15N P2

C AE3 AC1 GPP_TX0P_C C127 0.1U/4/X5R/10V/K PLACE CAP CLOSE C


21 PCIE1_IP GPP_RX0P GPP_TX0P PCIE1_OP 21
AD4 AC2 GPP_TX0N_C C128 0.1U/4/X5R/10V/K TO CONNECTOR

no onf
21 PCIE1_IN GPP_RX0N GPP_TX0N PCIE1_ON 21
AE2 GPP_RX1P GPP_TX1P AB4
AD3 GPP_RX1N GPP_TX1N AB3
AD1 GPP_RX2P GPP_TX2P AA2
AD2 GPP_RX2N PCIE I/F GPP GPP_TX2N AA1
V5 GPP_RX3P GPP_TX3P Y1
W6 GPP_RX3N GPP_TX3N Y2
U5 GPP_RX4P GPP_TX4P Y4
U6 GPP_RX4N GPP_TX4N Y3
U8 V1 GPP_TX5P_C C136 0.1U/4/X5R/10V/K
35 ML_IP GPP_RX5P GPP_TX5P ML_OP 35
U7 V2 GPP_TX5N_C C137 0.1U/4/X5R/10V/K
35 ML_IN GPP_RX5N GPP_TX5N ML_ON 35

Do e C
A_RX0P AA8 AD7 A_TX0P_C C138 0.1U/4/X5R/10V/K
17 A_RX0P SB_RX0P SB_TX0P A_TX0P 17
A_RX0N Y8 AE7 A_TX0N_C C139 0.1U/4/X5R/10V/K
17 A_RX0N SB_RX0N SB_TX0N A_TX0N 17
A_RX1P AA7 AE6 A_TX1P_C C140 0.1U/4/X5R/10V/K
17 A_RX1P SB_RX1P SB_TX1P A_TX1P 17
A_RX1N Y7 AD6 A_TX1N_C C141 0.1U/4/X5R/10V/K
17 A_RX1N SB_RX1N SB_TX1N A_TX1N 17
A_RX2P AA5 PCIE I/F SB AB6 A_TX2P_C C142 0.1U/4/X5R/10V/K
17 A_RX2P SB_RX2P SB_TX2P A_TX2P 17
A_RX2N AA6 AC6 A_TX2N_C C143 0.1U/4/X5R/10V/K
17 A_RX2N SB_RX2N SB_TX2N A_TX2N 17
A_RX3P W5 AD5 A_TX3P_C C144 0.1U/4/X5R/10V/K
17 A_RX3P SB_RX3P SB_TX3P A_TX3P 17
A_RX3N Y5 AE5 A_TX3N_C C145 0.1U/4/X5R/10V/K
17 A_RX3N SB_RX3N SB_TX3N A_TX3N 17 NB_VDDPCIE
AC8 R210 1.27K/4/1
PCE_CALRP(PCE_BCALRP) R212 2K/4/1
t
PCE_CALRN(PCE_BCALRN)
RS880/785G/FCBGA528/A11/[10HB1-10S880-10R]
y AB8
gab
B B
Gi

A A

Title
RS880 PCIE I/F
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 12 of 36
5 4 3 2 1
5 4 3 2 1

NB_VDDPCIE NB_VDDPCIE

BC141
1U/6/Y5V/10V/Z

VCC3

VCC18 VCC18
SBC34
D D
1U/6/Y5V/10V/Z
BC143
1U/6/Y5V/10V/Z

VCC18

y ial
VCC18 VCC18
BC139
1U/6/Y5V/10V/Z
SBC36
1U/6/Y5V/10V/Z

op ent
VCC18 VCC18 VCC18 U3C
F12 A22 TXD0+ TXD0+ R242 110/4/1/X TXD0-
AVDD1(NC) TXOUT_L0P(NC) TXD0+ 24
E12 PART 3 OF 6 B22 TXD0- TXD1+ R243 110/4/1/X TXD1-
AVDD2(NC) TXOUT_L0N(NC) TXD0- 24
SBC28 SBC29 F14 A21 TXD1+ TXD2+ R244 110/4/1/X TXD2-
AVDDDI(NC) TXOUT_L1P(NC) TXD1+ 24
1U/6/Y5V/10V/Z 1U/6/Y5V/10V/Z G15 B21 TXD1-
AVSSDI(NC) TXOUT_L1N(NC) TXD1- 24
H15 B20 TXD2+ TXC+ R245 110/4/1/X TXC-
AVDDQ(NC) TXOUT_L2P(NC) TXD2+ 24
H14 A20 TXD2-
AVSSQ(NC) TXOUT_L2N(DBG_GPIO0) TXD2- 24
TXOUT_L3P(NC) A19

CRT/TVOUT
E17 C_Pr(DFT_GPIO5) TXOUT_L3N(DBG_GPIO2) B19

t C id
F17 Y(DFT_GPIO2)
F15 COMP_Pb(DFT_GPIO4) TXOUT_U0P(NC) B18
TXOUT_U0N(NC) A18
23 DAC_RED G18 RED(DFT_GPIO0) TXOUT_U1P(PCIE_RESET_GPIO3) A17
G17 REDb(NC) TXOUT_U1N(PCIE_RESET_GPIO2) B17
C
23 DAC_GREEN E18 GREEN(DFT_GPIO1) TXOUT_U2P(NC) D20 C
F18 D21

no onf
GREENb(NC) TXOUT_U2N(NC)
23 DAC_BLUE E19 BLUE(DFT_GPIO3) TXOUT_U3P(PCIE_RESET_GPIO5) D18
F19 BLUEb(NC) TXOUT_U3N(NC) D19

R230-R232 PLACED SR3 SR2 SR1 DAC_HSYNC A11 B16 TXC+


14,23 DAC_HSYNC DAC_HSYNC(PWM_GPIO4) TXCLK_LP(DBG_GPIO1) TXC+ 24
WITHIN 1' OF NB 150/4/1 150/4/1 140/4/1 DAC_VSYNC B11 A16 TXC-
14,23 DAC_VSYNC DAC_VSYNC(PWM_GPIO6) TXCLK_LN(DBG_GPIO3) TXC- 24
23 DDCDATA DDCDATA E8 D16
DDCCLK DAC_SDA(PCE_TCALRN) TXCLK_UP(PCIE_RESET_GPIO4) VCC18
23 DDCCLK F8 DAC_SCL(PCE_RCALRN) TXCLK_UN(PCIE_RESET_GPIO1) D17

RS780 A13 Red DAC R132 715/4/1 G14 +12V


DAC_RSET(PWM_GPIO1) Q74
A13 VCC18
Output Imbalance NB_VDDPCIE VDDLTP18(NC) BC151

S
A12 B13 1 VCC18

Do e C
change to 140/4/1 VCC18 PLLVDD(NC) VSSLTP18(NC)
D14 3

LVTM
PLLVDD18(NC) VDDLT18 0.1U/4/Y5V/16V/Z 2 R156 8.2K/4

D
PLL PWR
B12 PLLVSS(NC) VDDLT18_1(NC) A15
B15

G
VCC18 VDDLT18_2(NC) SI2304DS/SOT23/[10IF1-112304-11R_10IF1-858503-01R]
H17 VDDA18HTPLL VDDLT33_1(NC) A14
VDDLT33_2(NC) B14
VCC18 D7 VDDA18PCIEPLL1
E7 VDDA18PCIEPLL2 VSSLT1(VSS) C14
R270 0/4 D15 BC145 BC146
6,17 -CPURST VSSLT2(VSS)
14,17,28 -A_RST R269 0/4/X -NB_RST_C D8 C16 0.1U/4/Y5V/16V/Z
SYSRESETb VSSLT3(VSS) 1U/6/Y5V/10V/Z
18,32 NB_PWROK A10 POWERGOOD VSSLT4(VSS) C18
NB_VDDPCIE -LDT_STOP
t C10 C20

PM
6,17 -LDT_STOP LDTSTOPb VSSLT5(VSS)
17 ALLOW_LDTSTOP C12 ALLOW_LDTSTOP VSSLT6(VSS) E20
VSSLT7(VSS) C22

R236
150/4
y
16 NBHT_REFCLKP
16 NBHT_REFCLKN
C25
C24
HT_REFCLKP
HT_REFCLKN

CLOCKs
E11
gab
B 16 OSC_14M_NB REFCLK_P/OSCIN(OSCIN) B
F11 REFCLK_N(PWM_GPIO3) LVDS_DIGON(PCE_TCALRP) E9
LVDS_BLON(PCE_RCALRP) F7
16 NBSRC_CLKP T2 GFX_REFCLKP LVDS_ENA_BL(PWM_GPIO2) G12
R239 T1
16 NBSRC_CLKN GFX_REFCLKN
150/4
U1 GPP_REFCLKP
U2 GPP_REFCLKN

16 SBLINK_CLKP V4 GPPSB_REFCLKP(SB_REFCLKP)
16 SBLINK_CLKN V3 GPPSB_REFCLKN(SB_REFCLKN)
Gi

24 I2C_DATA I2C_DATA A9
I2C_CLK I2C_DATA TMDS_HPD
24 I2C_CLK B9
B8
I2C_CLK MIS. TMDS_HPD(NC) D9
D10
TMDS_HPD 24
DDC_DATA/AUX0P(NC) HPD(NC)
A8 DDC_CLK/AUX0N(NC)
B7 D12 -SUS_STAT
VCC3 AUX1P(NC) TVCLKIN(PWM_GPIO5) -SUS_STAT 14,18
A7 AUX1N(NC)
THERMALDIODE_P AE8
R265 8.2K/4 STRP_DATA B10 AD8
STRP_DATA THERMALDIODE_N
G11 D13 TEST_EN
RSVD TESTMODE

14 RS740_DFT_GPIO1 C8 AUX_CAL(NC) R279


RS880/785G/FCBGA528/A11/[10HB1-10S880-10R] 1.8K/4
VCC3

R273 4.7K/4/X I2C_DATA


R274 4.7K/4/X I2C_CLK
A A

Title
RS880 SYSTEM I/F
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 13 of 36
5 4 3 2 1
5 4 3 2 1

U3D
PAR 4 OF 6
SPM_A0
SPM_A1
AB12
AE16
MEM_A0(NC) MEM_DQ0/DVO_VSYNC(NC) AA18
AA20
SPM_DQ0
SPM_DQ1
RS740/RX780/RS780 STRAPSRS740/RX780/RS780: LOAD_EEPROM_STRAPS
SPM_A2 MEM_A1(NC) MEM_DQ1/DVO_HSYNC(NC) SPM_DQ2
V11 MEM_A2(NC) MEM_DQ2/DVO_DE(NC) AA19 Note: for RS780, change R232 to 150R as AUX_CAL, Selects Loading of STRAPS from EPROM
SPM_A3 AE15 Y19 SPM_DQ3
SPM_A4 MEM_A3(NC) MEM_DQ3/DVO_D0(NC) SPM_DQ4
place close to pin C8 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
AA12 MEM_A4(NC) MEM_DQ4(NC) V17
SPM_A5 AB16 AA17 SPM_DQ5 R272 150/4 0 : I2C Master can load strap values from EEPROM if connected, or use
MEM_A5(NC) MEM_DQ5/DVO_D1(NC) 13 RS740_DFT_GPIO1
SPM_A6 AB14 AA15 SPM_DQ6
SPM_A7 AD14
MEM_A6(NC) MEM_DQ6/DVO_D2(NC)
Y15 SPM_DQ7 default values if not connected
MEM_A7(NC) MEM_DQ7/DVO_D4(NC)
SPM_A8 AD13 MEM_A8(NC) MEM_DQ8/DVO_D3(NC) AC20 SPM_DQ8 Note: for RX780, R217 (RX780_DFT_GPIO1) to 3K accordingly RS740: pin DFT_GPIO1
SPM_A9 AD15 AD19 SPM_DQ9

SBD_MEM/DVO_I/F
D
SPM_A10 MEM_A9(NC) MEM_DQ9/DVO_D5(NC) SPM_DQ10
RX780: pin DFT_GPIO1 D
AC16 MEM_A10(NC) MEM_DQ10/DVO_D6(NC) AE22
SPM_A11 AE13 MEM_A11(NC) MEM_DQ11/DVO_D7(NC) AC18 SPM_DQ11
13,18 -SUS_STAT
D5 -A_RST 13,17,28 RS780: pin SUS_STAT#
SPM_A12 AC14 AB20 SPM_DQ12
MEM_A12(NC) MEM_DQ12(NC) SPM_DQ13 CD4148WP/1206/300mA/X
Y14 MEM_A13(NC) MEM_DQ13/DVO_D9(NC) AD22
AC22 SPM_DQ14 RS740/RX780/RS780: STRAP_DEBUG_BUS_GPIO_ENABLE
SPM_BA0 MEM_DQ14/DVO_D10(NC) SPM_DQ15
AD16 MEM_BA0(NC) MEM_DQ15/DVO_D11(NC) AD21

y ial
SPM_BA1 AE17 R276 3K/4 VCC3
SPM_BA2 MEM_BA1(NC) SPM_DQS0P
AD17 MEM_BA2(NC) MEM_DQS0P/DVO_IDCKP(NC) Y17 Enables the Test Debug Bus using GPIO and/or memory IO
W18 SPM_DQS0N R282 3K/4/X
MEM_DQS0N/DVO_IDCKN(NC) 13,23 DAC_VSYNC 1 : Disable (RS740/RS780); Enable (RX780)
SPM_RAS- W12 AD20 SPM_DQS1P
SPM_CAS- MEM_RASb(NC) MEM_DQS1P(NC) SPM_DQS1N
Y12 MEM_CASb(NC) MEM_DQS1N(NC) AE21 0 : Enable (RS740/RS780); Disable(RX780)
SPM_WE- AD18
SPM_CS- AB13
MEM_WEb(NC)
W17 SPM_DM0 RS740: pin DFT_GPIO5
MEM_CSb(NC) MEM_DM0(NC)
SPM_CKE AB18 MEM_CKE(NC) MEM_DM1/DVO_D8(NC) AE19 SPM_DM1 RX780: pin DFT_GPIO5

op ent
SPM_ODT V14 VCC18 Note: for RX780, change following
MEM_ODT(NC) NB_VDDPCIE RS780: pin VSYNC
IOPLLVDD18(NC) AE23 pull-down resistor to 3K accordingly
SPM_CLKP V15 AE24
SPM_CLKN MEM_CKP(NC) IOPLLVDD(NC)
W14 MEM_CKN(NC) R912 (RX780_DFT_GPIO5) RS740: STRAP_PCIE_SB/GPP_CFG[2:0] (Pins: RS740_DFT_GPIO[4:2])
AD23 BC61
R301 40.2/4/1/XSPM_COMPP AE12 IOPLLVSS(NC) BC60 1U/6/Y5V/10V/Z
MEM_COMPP(NC)
These pin straps are used to configure PCI-E GPP mode.
VDD_MEM R304 40.2/4/1/XSPM_COMPN AD12 AE18 SPM_VREF 1U/6/Y5V/10V/Z
MEM_COMPN(NC) MEM_VREF(NC) 111: register defined (register default to Config E) default
RS880/785G/FCBGA528/A11/[10HB1-10S880-10R] 110: 4-0-0-0-0 Config A
101: 4-4-0-0-0 Config B

t C id
100: 4-2-2-0-0 Config C
011: 4-2-1-1-0 Config D
U5 VDD_MEM
010: 4-1-1-1-1 Config E
C SPM_VREF1 M8 E3 SPM_DQ2 others: register defined (default to Config E) C
SPM_VREF2 VREFCA DQL0 SPM_DQ1
H1 F7

no onf
VREFDQ DQL1 SPM_DQ5
DQL2 F2 RS780: STRAP_PCIE_GPP_CFG[2:0]
SPM_A0 N3 F8 SPM_DQ3 RX780: STRAP_PCIE_GPP_CFG[2:0] (Pins: RX780_DFT_GPIO[4:2])
SPM_A1 A0 DQL3 SPM_DQ7
(configure thru register setting)
P7 A1 DQL4 H3
SPM_A2 P3 H8 SPM_DQ0 BC72 R306 Note: for RX780, change following 111: 1-1-1-1-1-1 Mode L default 1-1-1-1-1-1 Mode L default
SPM_A3 A2 DQL5 SPM_DQ4 0.1u/4/Y5V/16V/Z/X
N2 A3 DQL6 G2 1K/4/1/X pull-down resistor to 3K accordingly 110: 1-1-1-1-1-1 Mode L 1-1-1-1-1-1 Mode L
SPM_A4 P8 H7 SPM_DQ6
SPM_A5 A4 DQL7 SPM_VREF 101: 2-0-2-0-2-0 Mode C2 2-0-2-0-2-0 Mode C2
P2 A5 R913 (RX780_DFT_GPIO4)
SPM_A6 R8 R218 (RX780_DFT_GPIO3) 100: 2-0-2-0-1-1 Mode K 2-0-2-0-1-1 Mode K
SPM_A7 A6 SPM_DQ13
R2 A7 DQU0 D7 R911 (RX780_DFT_GPIO2) 011: 2-0-1-1-1-1 Mode E 2-0-1-1-1-1 Mode E
SPM_A8 T8 C3 SPM_DQ8 BC73 R307
SPM_A9 A8 DQU1 SPM_DQ10 0.1u/4/Y5V/16V/Z/X
R3 C8 1K/4/1/X 010: 1-1-1-1-1-1 Mode L 1-1-1-1-1-1 Mode L

Do e C
SPM_A10 A9 DQU2 SPM_DQ12
L7 A10/AP DQU3 C2 001: 4-0-0-0-1-1 Mode C 4-0-0-0-1-1 Mode C
SPM_A11 R7 A7 SPM_DQ15
SPM_A12 A11 DQU4 SPM_DQ11 000: 4-0-0-0-2-0 Mode B 4-0-0-0-2-0 Mode B
N7 A12/BC DQU5 A2
T3 B8 SPM_DQ14
A13 DQU6 SPM_DQ9
T7 NC1 DQU7 A3
M7 VDD_MEM RS740/RX780/RS780: SIDE-PORT MEMORY ENABLE
NC2
Enables Side port memory
SPM_BA0 M2 B2 VDD_MEM
SPM_BA1 N8
BA0 VDD#B2
D9
1. Disable (RS740/RS780)
SPM_BA2 BA1 VDD#D9
0 : Enable (RS740/RS780)

SR296
SPM_CLKP
SPM_CLKN
100/4/1/X

SPM_CKE
J7
K7
K9
M3 BA2

CK
CK
VDD#G7
VDD#K2
VDD#K8
VDD#N1
VDD#N9
VDD#R1
G7
K2
K8
N1
N9
R1
R9
y t BC74
0.1u/4/Y5V/16V/Z/X
R308
1K/4/1/X

SPM_VREF1
13,23 DAC_HSYNC
R286

R285
3K/4/X

3K/4/1 VCC3
RS740: pin DFT_GPIO0
RS780: pin HSYNC
RX780: Not Appicable
gab
B CKE VDD#R9 B

BC75 R309 RX780/RS780: STRAP_DEBUG_BUS_PCIE_ENABLE


SPM_ODT K1 A1 0.1u/4/Y5V/16V/Z/X 1K/4/1/X
SPM_CS- ODT VDDQ#A1
L2 CS VDDQ#A8 A8 Enables Test debug bus
SPM_RAS- J3 C1 Note: for RX780, change following
SPM_CAS- K3
RAS VDDQ#C1
C9
using PCIE bus
SPM_WE- CAS VDDQ#C9 pull-down resistor to 3K accordingly
L3 WE VDDQ#D2 D2 1. Disable (can be enabled
VDDQ#E9 E9 R219 (RX780_DFT_GPIO0) thru nbcfg register)
F1 VDD_MEM
SPM_DQS0P VDDQ#F1
F3 DQSL VDDQ#H2 H2 0 : Enable
SPM_DQS1P C7 H9
DQSU VDDQ#H9 RX780: pin DFT_GPIO0
Gi

RS780: configurable thru register


SPM_DM0 E7 A9
SPM_DM1 D3
DML VSS#A9
B3
setting only
DMU VSS#B3
VSS#E1 E1 BC76 R310 RS740: Not supported
G8 0.1u/4/Y5V/16V/Z/X 1K/4/1/X
SPM_DQS0N VSS#G8
G3 DQSL VSS#J2 J2
SPM_DQS1N B7 J8 SPM_VREF2
DQSU VSS#J8
VSS#M1 M1
VSS#M9 M9
P1 BC77 R311
VSS#P1 0.1u/4/Y5V/16V/Z/X
18 DDR3_RST- T2 RESET VSS#P9 P9 1K/4/1/X
VSS#T1 T1
L8 ZQ VSS#T9 T9

R305 B1
243/4/1/X VSSQ#B1
VSSQ#B9 B9
A D1 VDD_MEM A
VSSQ#D1
VSSQ#D8 D8
VSSQ#E2 E2
J1 NC#J1 VSSQ#E8 E8
L1 NC#L1 VSSQ#F9 F9
J9 G1 BC35 BC63 BC78 SBC80 SBC82
NC#J9 VSSQ#G1 10U/8/Y5V/10V/Z/X 1U/6/Y5V/10V/Z/X 0.1u/4/Y5V/16V/Z/X 0.1u/4/Y5V/16V/Z/X 0.1u/4/Y5V/16V/Z/X
L9 NC#L9 VSSQ#G9 G9
BC36 BC64 BC79 SBC81
10U/8/Y5V/10V/Z/X 1U/6/Y5V/10V/Z/X 0.1u/4/Y5V/16V/Z/X 0.1u/4/Y5V/16V/Z/X Title
SDRAM 512MB DDR3
DDR3/64Mx16b/128MB/[10HB3-521116-10R]/X
RS880 STRAP
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 14 of 36
5 4 3 2 1
5 4 3 2 1

RS740/RX780/RS780 POWER DIFFERENCE TABLE


PIN NAME RS740 RX780 RS780 PIN NAME RS740 RX780 RS780
VDDHT NC +1.1V +1.1V IOPLLVDD +1.2V NC +1.1V

AE14
AC3
AC4

M11
AA4
AB5
AB1
AB7

AE1
AE4
AB2

D11

E14
E15

K14

L15
J15
J12
W1
W2
W4
W7
W8
M6
G1
G2
G4

G8
D3
D5

H7

R7

N4

R1
R2
R4

U4
VDDHTRX NC +1.1V +1.1V AVDD +3.3V NC +3.3V

A2
B1

E4

P6

V7

V8
V6

Y6
L1
L2
L4
L7
J4
VDDHTTX +1.2V +1.2V +1.2V AVDDDI +1.8V NC +1.8V

VSSAPCIE1
VSSAPCIE2
VSSAPCIE3
VSSAPCIE4
VSSAPCIE5
VSSAPCIE6
VSSAPCIE7
VSSAPCIE8
VSSAPCIE9
VSSAPCIE10
VSSAPCIE11
VSSAPCIE12
VSSAPCIE13
VSSAPCIE14
VSSAPCIE15
VSSAPCIE16
VSSAPCIE17
VSSAPCIE18
VSSAPCIE19
VSSAPCIE20
VSSAPCIE21
VSSAPCIE22
VSSAPCIE23
VSSAPCIE24
VSSAPCIE25
VSSAPCIE26
VSSAPCIE27
VSSAPCIE28
VSSAPCIE29
VSSAPCIE30
VSSAPCIE31
VSSAPCIE32
VSSAPCIE33
VSSAPCIE34
VSSAPCIE35
VSSAPCIE36
VSSAPCIE37
VSSAPCIE38
VSSAPCIE39
VSSAPCIE40

VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
U3F
VDDA18PCIE NC +1.8V +1.8V AVDDQ +1.8V NC +1.8V

VDD18 +1.8V +1.8V +1.8V PLLVDD +1.2V NC +1.1V

VDD18_MEM NC NC +1.8V PLLVDD18 +1.8V NC +1.8V

PART 6/6
D D
GROUND VDDPCIE +1.2V +1.1V +1.1V VDDA18PCIEPLL +1.2V +1.8V +1.8V

VDDC +1.2V +1.1V +1.1V VDDA18HTPLL +1.8V +1.8V +1.8V

VDD_MEM +1.8V NC +1.8V(DDR2) VDDLTP18 +1.8V NC +1.8V

y ial
L22 VSSAHT10
L24 VSSAHT11
L25 VSSAHT12
M20 VSSAHT13
N22 VSSAHT14
P20 VSSAHT15
R19 VSSAHT16
R22 VSSAHT17
R24 VSSAHT18
R25 VSSAHT19
H20 VSSAHT20
U22 VSSAHT21
V19 VSSAHT22
W22 VSSAHT23
W24 VSSAHT24
W25 VSSAHT25
Y21 VSSAHT26
AD25VSSAHT27
+1.5V(DDR3)

A25 VSSAHT1
D23 VSSAHT2
E22 VSSAHT3
G22 VSSAHT4
G24 VSSAHT5
G25 VSSAHT6
H19 VSSAHT7
J22 VSSAHT8
L17 VSSAHT9
VDD33 +3.3V NC +3.3V VDDLT18 +1.8V NC +1.8V

L12 VSS11
M14 VSS12
N13 VSS13
P12 VSS14
P15 VSS15
R11 VSS16
R14 VSS17
T12 VSS18
U14 VSS19
U11 VSS20
U15 VSS21
V12 VSS22
W11 VSS23
W15 VSS24
AC12VSS25
AA14 VSS26
Y18 VSS27
AB11 VSS28
AB15 VSS29
AB17 VSS30
AB19 VSS31
AE20 VSS32
AB21 VSS33
K11 VSS34
IOPLLVDD18 +1.8V NC +1.8V VDDLT33 +3.3V NC NC

RS880/785G/FCBGA528/A11/[10HB1-10S880-10R]

op ent
Please use 1mm pad size,
place all ELT test pads
on bottom side only

t C id
NB_VCC NB_VDDPCIE
U3E
C 1.1V J17 A6 1.1V C
VDDHT_1 VDDPCIE_1
K16 PART 5/6 B6

no onf
VDDHT_2 VDDPCIE_2
L16 VDDHT_3 VDDPCIE_3 C6
SBC19 SBC14 M16 D6 SBC27 SBC6 BC69 BC54 BC83 BC43 BC94
VDDHT_4 VDDPCIE_4
P16 VDDHT_5 VDDPCIE_5 E6
0.1u/4/Y5V/16V/Z R16 F6 1U/6/Y5V/10V/Z
0.1u/4/Y5V/16V/Z VDDHT_6 VDDPCIE_6 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z
T16 VDDHT_7 VDDPCIE_7 G7
H8 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z
1.1V VDDPCIE_8 0.1u/4/Y5V/16V/Z 10U/8/Y5V/10V/Z
H18 VDDHTRX_1 VDDPCIE_9 J9
G19 VDDHTRX_2 VDDPCIE_10 K9
F20 VDDHTRX_3 VDDPCIE_11 M9
BC31 BC68 BC89 BC71 BC70 E21 L9
10U/8/Y5V/10V/Z VDDHTRX_4 VDDPCIE_12
D22 P9

Do e C
0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z VDDHTRX_5 VDDPCIE_13
B23 VDDHTRX_6 VDDPCIE_14 R9
VCC_SB 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z A23 T9
VDDHTRX_7 VDDPCIE_15
VDDPCIE_16 V9
1.2V AE25 U9 NB_VCC
VDDHTTX_1 VDDPCIE_17
AD24 VDDHTTX_2
AC23 K12 1.1V
BC32 BC91 SBC25 SBC18 SBC22 VDDHTTX_3 VDDC_1
AB22 VDDHTTX_4 VDDC_2 J14
10U/8/Y5V/10V/Z AA21 U16
VDDHTTX_5 VDDC_3 SBC10 SBC11 SBC8 SBC7 SBC4 SBC2
Y20 VDDHTTX_6 VDDC_4 J11
0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z W19 K15 10U/8/Y5V/10V/Z
POWER
0.1u/4/Y5V/16V/Z VDDHTTX_7 VDDC_5

VCC18
0.1u/4/Y5V/16V/Z
y t V18
U17
T17
R17
P17
M17
VDDHTTX_8
VDDHTTX_9
VDDHTTX_10
VDDHTTX_11
VDDHTTX_12
VDDHTTX_13
VDDC_6
VDDC_7
VDDC_8
VDDC_9
VDDC_10
VDDC_11
M12
L14
L11
M13
M15
N12
N14
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
10U/8/Y5V/10V/Z
gab
B VDDC_12 B
J10 VDDA18PCIE_1 VDDC_13 P11
P10 VDDA18PCIE_2 VDDC_14 P13
BC33 BC37 BC58 SBC26 SBC23 SBC24 K10 P14 BC65 BC56 SBC16 SBC17
22u/8/X5R/6.3V/M VDDA18PCIE_3 VDDC_15 0.1u/4/Y5V/16V/Z
M10 VDDA18PCIE_4 VDDC_16 R12
1U/6/Y5V/10V/Z 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z L10 R15
0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z VDDA18PCIE_5 VDDC_17
W9 VDDA18PCIE_6 VDDC_18 T11
H9 T15 0.1u/4/Y5V/16V/Z
VDDA18PCIE_7 VDDC_19 0.1u/4/Y5V/16V/Z
T10 VDDA18PCIE_8 VDDC_20 U12
R10 T14 0.1u/4/Y5V/16V/Z
VDDA18PCIE_9 VDDC_21 VDD_MEM
Y9 VDDA18PCIE_10 VDDC_22 J16
AA9 VDDA18PCIE_11
Gi

AB9 VDDA18PCIE_12 VDD_MEM1(NC) AE10


AD9 VDDA18PCIE_13 VDD_MEM2(NC) AA11
AE9 VDDA18PCIE_14 VDD_MEM3(NC) Y11
VCC18 U10 AD10 BC84 SBC32 SBC33 BC55
VDDA18PCIE_15 VDD_MEM4(NC) 0.1u/4/Y5V/16V/Z 22u/8/X5R/6.3V/M/X
VDD_MEM5(NC) AB10
F9 AC10 0.1u/4/Y5V/16V/Z/X 0.1u/4/Y5V/16V/Z
VDDG18_1(VDD18_1) VDD_MEM6(NC)
G9 VDDG18_2(VDD18_2)
AE11 VDD18_MEM1(NC) VDDG33_1(NC) H11 VCC3
BC34 AD11 H12
1U/6/Y5V/10V/Z VDD18_MEM2(NC) VDDG33_2(NC)
RS880/785G/FCBGA528/A11/[10HB1-10S880-10R] BC53 SBC30
1U/6/Y5V/10V/Z 0.1u/4/Y5V/16V/Z

VCC18

A A
BC42
1U/6/Y5V/10V/Z

Title
RS880 POWER & GND
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 15 of 36
5 4 3 2 1
5 4 3 2 1

NB CLOCK INPUT TABLE


NB CLOCKS RS740 RX780 RS780

HT_REFCLKP
66M SE(SE) 100M DIFF 100M DIFF
VCC3 HT_REFCLKN NC 100M DIFF 100M DIFF
CLK_VDD
REFCLK_P
R2457 0/6/SHT/X 14M SE (3.3V) 14M SE (1.8V) 14M SE (1.1V) 100M DIFF
REFCLK_N NC NC vref
BC892 BC893 BC894 BC895 BC896 BC897 BC898 BC899 BC900 100M DIFF
D GFX_REFCLK* 100M DIFF 100M DIFF 100M DIFF D
BC59 1U/6/Y5V/10V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z
10U/8/Y5V/10V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z GPP_REFCLK NC 100M DIFF 100M DIFF(OUT)

GPPSB_REFCLK 100M DIFF 100M DIFF 100M DIFF

y ial
* the GFX_REFCLK input is required for all cases
1- PLACE ALL THE SERIES TERMINATION
RESISTORS AS CLOSE TO U800 AS
POSSIBLE
2- ROUTE ALL SRCCLKTx AND SRCCLKCx
AS DIFFERENT PAIR RULE

op ent
3- PUT DECOUPLING CAPS CLOSE TO U800 Place R800/801 less than 500 mils away from U800
POWER PIN R851 less than 100 mils away from R800/801
route CPU clock as 100ohm differential pair
R2449 0/6/SHT/X CLK_VDDA
VCC3 U185A
BC901 BC902
44 VDDA CPUKG0T_LPRS 50 CPUCLK0_H 6
1U/6/Y5V/10V/Z 43 49
GNDA CPUKG0C_LPRS CPUCLK0_L 6
0.1U/4/Y5V/16V/Z 46

t C id
CPUKG1T_LPRS
60 VDDREF CPUKG1C_LPRS 45
61 GNDREF
ATIG0T_LPRS 38
R2454 0/6/SHT/X CLK_VDD48 39 37
VCC3 VDDSATA ATIG0C_LPRS
42 GNDSATA ATIG1T_LPRS 36 NBSRC_CLKP 13
C BC62 BC904 BC903 35 C
ATIG1C_LPRS NBSRC_CLKN 13
10U/8/Y5V/10V/Z

no onf
64 VDD48 ATIG2T_LPRS 32 SRCCLK_3GIO_A 21
1U/6/Y5V/10V/Z 3 31
GND48 ATIG2C_LPRS -SRCCLK_3GIO_A 21
0.1U/4/Y5V/16V/Z 30
ATIG3T_LPRS
48 VDDCPU ATIG3C_LPRS 29
47 GNDCPU
SB_SRC0T_LPRS 27
CLK_VDD 56 VDDHTT SB_SRC0C_LPRS 26
53 GNDHTT SB_SRC1T_LPRS 23
Parallel Resonance 34
SB_SRC1C_LPRS 22
VDDATIG
Crystal SRC0T_LPRS 21
11 20

Do e C
VDDSRC1 SRC0C_LPRS
16 VDDSRC2 SRC1T_LPRS 19 PCIE1_CLK 21
25 VDDSB_SRC SRC1C_LPRS 18 -PCIE1_CLK 21
SRC2T_LPRS 15 SRCCLK_LAN 35
28 GNDATIG1 SRC2C_LPRS 14 -SRCCLK_LAN 35
33 GNDATIG2 SRC3T_LPRS 13 SBSRC_CLKP 17
C1750 22p/4/NPO/50V/J 12
SRC3C_LPRS SBSRC_CLKN 17
10 GNDSRC1 SRC4T_LPRS 9 SBLINK_CLKP 13
17 GNDSRC2 SRC4C_LPRS 8 SBLINK_CLKN 13
X7 R2484 24 7
14.318M/16p/20ppm/49US/40/D 1M/4/X GNDSB_SRC SRC5T_LPRS
SRC5C_LPRS 6
watch dog --
RESTORE# 接 RESET
C1751

30,32 RESET
8,9,18,31,32 SMBCLK
8,9,18,31,32 SMBDATA
22p/4/NPO/50V/J

VCC3
R2488
R2490
10/4
4.7K/4
y t 62
63

52

4
5
X1
X2

RESTORE#

SMBCLK
SRC6T/SATAT_LPRS
SRC6C/SATAC_LPRS

HTT0T/66M_LPRS
HTT0C/66M_LPRS
41
40

55
54

2 SIO_CLOCK_R R2492 33/4


NBHT_REFCLKP 13
NBHT_REFCLKN 13
gab
B SMBDAT 48MHz_0 LPC48 28 B
1 48M_USB_R R2493 33/4
48MHz_1 USB48M 18
R2494 1K/4 51
CLK_VDD PD#
R2495 8.2K/4/X 59 REF0/SEL_HTT66
OSC_14M_NB R2496 8.2K/4 58 REF1/SEL_SATA
RS740 3.3V 33R serial 57 REF2
RX780 1.8V 82.5R/130R R2501 8.2K/4
R2502 8.2K/4/X ICS9LPRS477CKLF/MLF64/[10HL6-180477-30R]
Gi

RS780 1.1V 158R/90.9R


(Single-ended)
Clock chip has internal serial terminations
R2503 158/4/1 for differencial pairs, external resistors are
13 OSC_14M_NB
reserved for debug purpose.

R2505
90.9/4/1

U185B
REF0/SEL_HTT66 HTT CLOCK
65 THERMAL GND
eGND65
A
0 100.00 DIFFERENTIAL A

1 66.66 SINGLE END


ICS9LPRS477CKLF/MLF64/[10HL6-180477-30R]

REF1/SEL_SATA SRC6/SATA
Title
0 100.00 DIFFERENTIAL SPREADING SRC CLOCK ICS9LPRS477
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
1 100.00 NON-SPREADING DIFFERENTIAL SATA CLOCK
Date: Friday, February 26, 2010 Sheet 16 of 36
5 4 3 2 1
5 4 3 2 1

U2A
PLACE THESE PCIE AC COUPLING SB700
CAPS CLOSE TO U600 R283 33/4 N2 P4 VCC3
13,14,28 -A_RST A_RST# PCICLK0
Part 1 of 5 P3 PCLK1 R251 33/4 LPC33

PCI CLKS
PCICLK1 LPC33 28
C218 0.1U/4/X5R/10V/K V23 P1 PCLK2 R160 22/4 PCICLK1 PCLK2 R127 8.2K/4/X
12 A_RX0P PCIE_TX0P PCICLK2 PCICLK1 22
C219 0.1U/4/X5R/10V/K V22 P2 PCLK3 R161 22/4 PCICLK2 R126 8.2K/4
12 A_RX0N PCIE_TX0N PCICLK3 PCICLK2 22
C220 0.1U/4/X5R/10V/K V24 T4 PCLK4 R252 33/4 1394CLK
12 A_RX1P PCIE_TX1P PCICLK4 1394CLK 36
C221 0.1U/4/X5R/10V/K V25 T3
12 A_RX1N PCIE_TX1N PCICLK5/GPIO41
C222 0.1U/4/X5R/10V/K U25
12 A_RX2P PCIE_TX2P VCC3
C224 0.1U/4/X5R/10V/K U24
12 A_RX2N PCIE_TX2N
C226 0.1U/4/X5R/10V/K T23
12 A_RX3P PCIE_TX3P
C227 0.1U/4/X5R/10V/K T22 N1 R165 33/4 -PPCIRST -PPCIRST 22,36 PCLK3 R125 8.2K/4/X
D 12 A_RX3N PCIE_TX3N PCIRST# D
R124 8.2K/4

PCI EXPRESS INTERFACE


U22
S.B HEATSINK 12
12
A_TX0P
A_TX0N U21
PCIE_RX0P
PCIE_RX0N AD0 U2 AD0
AD[0..31] 22,36

12 A_TX1P U19 P7 AD1


PCIE_RX1P AD1 AD2
12 A_TX1N V19 PCIE_RX1N AD2 V4 PCLK2 PCLK3
12 A_TX2P R20 T1 AD3
PCIE_RX2P AD3 AD4

y ial
12 A_TX2N R21 PCIE_RX2N AD4 V3 PULL WATCHDOG TIMER USE
12 A_TX3P R18 U1 AD5
PCIE_RX3P AD5 AD6 HIGH ON NB_PWRGD DEBUG
12 A_TX3N R17 PCIE_RX3N AD6 V1
1

V2 AD7 ENABLED STRAPS


SB_HS R226 562/4/1 AD7 AD8
T25 T2
1

R241 2.05K/4/1 PCIE_CALRP AD8 AD9


VCC_SB T24 PCIE_CALRN AD9 W1 PULL WATCHDOG TIMER IGNORE
T9 AD10
AD10 AD11 LOW ON NB_PWRGD DEBUG
VCC_SB P24 PCIE_PVDD AD11 R6
AD12 DISABLED STRAPS

op ent
AD12 R7
P25 R5 AD13 DEFAULT DEFAULT
BC815 BC816 PCIE_PVSS AD13 AD14
AD14 U8
1U/6/Y5V/10V/Z 10U/8/Y5V/10V/Z U5 AD15
AD15 AD16
AD16 Y7
W8 AD17
AD17
2

V9 AD18
AD18 AD19
AD19 Y8
AD20
2

AD20 AA8
SB_HS/[12SP2-030030-51R_12SP2-030030-52R_12SP2-030030-53R] Y4 AD21
AD21 AD22
Y3

t C id
AD22 AD23
AD23 Y2
AA2 AD24 3VDUAL
AD24 AD25
AD25 AB4
16 SBSRC_CLKP N25 AA1 AD26 LPC_CLK0 R123 8.2K/4/X BIOS after boot setting
PCIE_RCLKP/NB_LNK_CLKP AD26 AD27 R121 8.2K/4
16 SBSRC_CLKN N24 AB3
C PCIE_RCLKN/NB_LNK_CLKN AD27
AB2 AD28 EC AOD-ACC C
AD28 AD29

no onf
K23 AC1

PCI INTERFACE
NB_DISP_CLKP AD29 AD30
K22 NB_DISP_CLKN AD30 AC2
AD1 AD31 3VDUAL
AD31 -C_BE0
M24 NB_HT_CLKP CBE0# W2 -C_BE0 22,36
M25 U7 -C_BE1 LPC_CLK1 R120 8.2K/4/X
NB_HT_CLKN CBE1# -C_BE1 22,36
AA7 -C_BE2 R115 8.2K/4
CBE2# -C_BE2 22,36
P17 Y1 -C_BE3
CPU_HT_CLKP CBE3# -C_BE3 22,36
M18 AA6 -FRAME
CPU_HT_CLKN FRAME# -FRAME 22,36
W5 -DEVSEL
DEVSEL# -DEVSEL 22,36
M23 AA5 -IRDY LPC_CLK0 LPC_CLK1
SLT_GFX_CLKP IRDY# -IRDY 22,36
M22 Y5 -TRDY Rev.A12
SLT_GFX_CLKN TRDY# -TRDY 22,36
U6 PAR

Do e C
PAR PAR 22,36
J19 W6 -STOP PULL IMC CLKGEN
GPP_CLK0P STOP# -STOP 22,36
J18 W4 -PERR
GPP_CLK0N PERR# -SERR
-PERR 22,36 HIGH ENABLED ENABLED
SERR# V7 -SERR 22,36
L20 AC3 -REQ0 AOD Extreme
GPP_CLK1P REQ0# -REQ0 22
L19 AD4 -REQ1 PULL IMC CLKGEN
GPP_CLK1N REQ1# -REQ1 22
AB7 -REQ2
DISABLED DISABLED

CLOCK GENERATOR
REQ2# -REQ2 22,36 LOW
M19 AE6 -REQ3
GPP_CLK2P REQ3#/GPIO70 -REQ3 22
M20 AB6 -REQ4 DEFAULT DEFAULT
GPP_CLK2N REQ4#/GPIO71 -REQ4 22
AD2 -GNT0
GNT0# -GNT0 22
N22 AE4 -GNT1
GPP_CLK3P GNT1# -GNT1 22
-GNT2
y t P22

L18

J21
GPP_CLK3N

25M_48M_66M_OSC

25M_X1
GNT2#
GNT3#/GPIO72
GNT4#/GPIO73
CLKRUN#
LOCK#
AD5
AC6
AE5
AD6
V5

AD3
-GNT3
-GNT4
-PCI_CLKRUN
-PLOCK

-INTA
-GNT2 22,36
-GNT3 22
-GNT4 22

-PLOCK 22
gab
B INTE#/GPIO33 -INTA 22 B
AC4 -INTB
INTF#/GPIO34 -INTB 22
AE2 -INTC
INTG#/GPIO35 -INTC 22,36
J20 AE3 -INTD
25M_X2 INTH#/GPIO36 -INTD 22
3VDUAL
LPCCLK0 G22 R253 22/4 LPC_CLK0 20mil 20mil
E22 R254 22/4 LPC_CLK1 Q4 RTCVDD
RTC_XI RTC_XI LPCCLK1 LAD0
A3 X1 LAD0 H24 LAD0 28
RTC XTAL

H23 LAD1 R163 1K/4


RTC_XO LAD1 LAD2 LAD1 28
LAD2 J25 LAD2 28 28 VBAT
J24 LAD3 VBAT_2 RB 1K/4
LPC

R166 RTC_XO LAD3 -LFRAME LAD3 28 BAT54C/SOT23/200mA BC783 BC22


Gi

B3 X2 LFRAME# H25 -LFRAME 28


20M/4 H22 -LDRQ0 0.1U/6/Y5V/25V/Z 1U/6/Y5V/10V/Z
LDRQ0#
LDRQ1#/GNT5#/GPIO68 AB8 -LDRQ1 R76
-LDRQ0 28
8.2K/4/X
VCC3
20mil
AD7 R2710 8.2K/4
BMREQ#/REQ5#/GPIO65 VCC3
VCC18 R169 8.2K/4 V15 SERIRQ
SERIRQ SERIRQ 28
CLR_CMOS
4

F23 RTCVDD
13 ALLOW_LDTSTOP ALLOW_LDTSTP

1
1 2 X4 -PROCHOT_CPU F24 C3 RTC_CLK
6 -PROCHOT_CPU PROCHOT# RTCCLK
32.768K/12.5p/20ppm/TF38/35K/D F22 C2 -INTR_ALERT R255 100K/4 RTCVDD BAT
6 CPU_PG_SB LDT_PG INTRUDER_ALERT#
CPU

-LDT_STOP G25 B2 BAT-SK/BK/P/S/D/SN PH/1*2/BK/2.54/VA/D


RTC

6,13 -LDT_STOP LDT_STP# VBAT RTCVDD


-CPURST
3

6,13 -CPURST G24 LDT_RST#


CR2032
CLR_CMOS
C93 C92 Note: LDT_PG, LDT_STP# & LDT_RST# are OD BC21 BAT

2
15P/4/NPO/50V/J 15P/4/NPO/50V/J SB710/FCBGA528/A14/[10HB1-06B710-11R] 0.1U/6/Y5V/25V/Z CR2032 SHORT CLEAR CMOS
and require a PU to the CPU I/O rail. They are +
also in the S5 domain to prevent glitching at OPEN NORMAL
power up.
X4 NOT ADD ICT FOR RTCVDD PIN
A VCC3 A

SHW/D0.64*5.08*6.74 -PCI_CLKRUN R172 8.2K/4/X

3VDUAL

RTC_CLK R171 8.2K/4

Title
ATI SB710 PCIE/PCI/CPU/LPC
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 17 of 36
5 4 3 2 1
5 4 3 2 1

USB11 FRONT PANEL


USB10 FRONT PANEL
U2D
SB_TEST2 R69 8.2K/4
USB9 FRONT PANEL
SB_TEST1 R70 8.2K/4
SB700 Part 4 of 5 For USB eye USB8 FRONT PANEL
SB_TEST0 R72 8.2K/4 E1
22,36 -PCIPME
-RI E2
PCI_PME#/GEVENT4#
C8
USB7 FRONT PANEL
25 -RI RI#/EXTEVNT0# USBCLK/14M_25M_48M_OSC USB48M 16
H7 SLP_S2/GPM9# USB6 FRONT PANEL
F5 G8 R67 11.8K/4/1
28,32,34 -SLP_S3 SLP_S3# USB_RCOMP USB5 FRONT PANEL

USB MISC
-SLP_S5 G1
32 -SLP_S5

ACPI / WAKE UP EVENTS


VCC3 R50 0/4/SHT/X-PWRBTN SLP_S5#
28 -PSOUT H2 PWR_BTN# USB4 FRONT PANEL
32 SB_PWROK H1 PWR_GOOD
D -SUS_STAT R208 8.2K/4
13,14 -SUS_STAT
-SUS_STAT K3 SUS_STAT#
USB3 REAR PANEL D
SMBCLK R78 1K/4/1 SB_TEST2 H5 E6
SMBDATA R79 1K/4/1 SB_TEST1 H4
TEST2 USB_FSD13P
E7
USB2 REAR PANEL
TEST1 USB_FSD13N
WD_PWRGD R81 8.2K/4 SB_TEST0 H3 TEST0 USB1 REAR PANEL

USB 1.1
28 A20GATE Y15 F7
W15
GA20IN/GEVENT0# USB_FSD12P
E8 USB0 REAR PANEL
28 -KBRST KBRST#/GEVENT1# USB_FSD12N
-LPCPME

y ial
28 -LPCPME K4 LPC_PME#/GEVENT3#
K24 H11 +USBP11
3VDUAL 28 GP53 LPC_SMI#/EXTEVNT1# USB_HSD11P +USBP11 25
F1 J10 -USBP11
32 S3_STATE S3_STATE/GEVENT5# USB_HSD11N -USBP11 25
R164 22/4 J2
30 -SYS_RST SYS_RESET#/GPM7#
-RI R187 8.2K/4 -PCIE_WAKE H6 E11 +USBP10 either HWM inputs or PWR_GD signals
21,35 -PCIE_WAKE WAKE#/GEVENT8# USB_HSD10P +USBP10 25
SMBCLK1 R173 2.2K/4 C108 22P/4/N/50V/X F2 F11 -USBP10
SMBDATA1 R181 2.2K/4 30 SB_BLINK THERMTRIP_CPU_L BLINK/GPM6# USB_HSD10N -USBP10 25 can be used for power-up sequencer
6 THERMTRIP_CPU_L J6 SMBALERT#/THRMTRIP#/GEVENT2#
-PCIPME R209 2.2K/4 R167 0/4/XWD_PWRGD W14 A11 +USBP9
13,32 NB_PWROK NB_PWRGD USB_HSD9P +USBP9 25
-PCIE_WAKE R211 2.2K/4 -USBP9

op ent
USB_HSD9N B11 -USBP9 25
-RSMRST D3 3VDUAL
RSMRST# +USBP8
USB_HSD8P C10 +USBP8 25
D10 -USBP8 IMC_GPIO17 R112 2.2K/4
USB_HSD8N -USBP8 25
R99 2.2K/4/X
AE18 G11 +USBP7
SATA_IS0#/GPIO10 USB_HSD7P +USBP7 25
AD18 H12 -USBP7
CLK_REQ3#/SATA_IS1#/GPIO6 USB_HSD7N -USBP7 25 3VDUAL
AA19 SMATVOLT1/SATA_IS2#/GPIO4
SB_PWROK W17 E12 +USBP6
CLK_REQ0#/SATA_IS3#/GPIO0 USB_HSD6P +USBP6 25
V17 E14 -USBP6 IMC_GPIO16 R98 2.2K/4/X
CLK_REQ1#/SATA_IS4#/FANOUT3/GPIO39 USB_HSD6N -USBP6 25 R83 2.2K/4
W20

t C id
C1064 SPKR CLK_REQ2#/SATA_IS5#/FANIN3/GPIO40 +USBP5
W21 C12

USB 2.0
30 SPKR SPKR/GPIO2 USB_HSD5P +USBP5 29
100P/4/NPO/50V/J/X SMBCLK AA18 D12 -USBP5
8,9,16,31,32 SMBCLK SCL0/GPOC0# USB_HSD5N -USBP5 29
SMBDATA W18 IMC_GPIO17 IMC_GPIO16
8,9,16,31,32 SMBDATA SDA0/GPOC1#
21 SMBCLK1 SMBCLK1 K1 B12 +USBP4
SCL1/GPOC2# USB_HSD4P +USBP4 29
21 SMBDATA1 SMBDATA1 K2 A12 -USBP4 ROM TYPE:
SDA1/GPOC3# USB_HSD4N -USBP4 29

GPIO
C AA20 C
SMBCLK DDC1_SCL/GPIO9 +USBP3 H, H = Reserved

no onf
24 P66DET Y18 DDC1_SDA/GPIO8 USB_HSD3P G12 +USBP3 35
SMBDATA C1 G14 -USBP3
LLB#/GPIO66 USB_HSD3N -USBP3 35
Y19 H, L = SPI ROM DEFAULT
DDR3_RST- SMARTVOLT2/SHUTDOWN#/GPIO5 +USBP2
14 DDR3_RST- G5 DDR3_RST#/GEVENT7# USB_HSD2P H14 +USBP2 35
C1050 C1051 H15 -USBP2 L, H = LPC ROM
USB_HSD2N -USBP2 35
100P/4/N/50V/X 100P/4/N/50V/X
VDD_MEM A13 +USBP1 3VDUAL L, L = FWH ROM
USB_HSD1P +USBP1 36
B13 -USBP1
USB_HSD1N -USBP1 36
R91 8.2K/4/X
DDR3_RST- D6
PCIE_RST- 21,28,35
B14 +USBP0
USB_HSD0P +USBP0 36
AZ_BIT_CLK CD4148WP/1206/300mA/X B9 A14 -USBP0
USB_OC6#/IR_TX1/GEVENT6# USB_HSD0N -USBP0 36
B8 R90 R95

Do e C
USB_OC5#/IR_TX0/GPM5# IMC_DBREQ- 8.2K/4 8.2K/4
A8 A18

USB OC
C1063 USB_OC4#/IR_RX0/GPM4# IMC_GPIO8 IMC_DBRDY
A9 USB_OC3#/IR_RX1/GPM3# IMC_GPIO9 B18
22P/4/NPO/50V/J/X E5 F21
35 -USBOC_R1 USB_OC2#/GPM2# IMC_PWM0/IMC_GPIO10
F8 USB_OC1#/GPM1# SCL2/IMC_GPIO11 D21
25 -USBOC_F1 E4 USB_OC0#/GPM0# SDA2/IMC_GPIO12 F19
E20 VCC18
R170 22/4 SCL3_LV/IMC_GPIO13
26 AZ_BIT_CLK M1 AZ_BITCLK SDA3_LV/IMC_GPIO14 E21
26 AZ_SDATA_OUT R184 22/4 M2 E19
AZ_SDOUT IMC_PWM1/IMC_GPIO15 IMC_GPIO16
3VDUAL
AZ_RST# 26 AZ_SDATA_IN0 J7 AZ_SDIN0/GPIO42 IMC_PWM2/IMC_GPO16 D19
Rev.A12 J8 E18 IMC_GPIO17 R293

HD AUDIO
AZ_SDIN1/GPIO43 IMC_PWM3/IMC_GPO17 8.2K/4
PULL ENABLE PCI
-AZ_RST
R114
R77
8.2K/4/X
8.2K/4 HIGH MEM BOOT
y t 26 AZ_SYNC
26 -AZ_RST
R202
R204
22/4
22/4
L8
M3
L6
M4
AZ_SDIN2/GPIO44
AZ_SDIN3/GPIO46
AZ_SYNC
AZ_RST#
IMC_GPIO18
IMC_GPIO19
IMC_GPIO20
G20
G21
D25
IMC_CRST- 2
3 CPU_CRST-
CPU_CRST- 6

INTEGRATED uC
PULL DISABLE PCI L5 D24 IMC_CRST- 1
AZ_DOCK_RST#/GPM8# IMC_GPIO21
LOW MEM BOOT IMC_GPIO22 C25
C24
AOD Extreme Q51
gab
IMC_GPIO23

SOT23
B DEFAULT B25 MMBT3904/SOT23/200mA/30 B
IMC_GPIO24
IMC_GPIO25 C23

B24 IMC_TRST- VCC18


IMC_GPIO26 IMC_TDO
IMC_GPIO27 B23
3VDUAL R82 20K/4 -RSMRST A23 IMC_TDI
-RSMRST 28 IMC_GPIO28
C22 IMC_TMS
IMC_GPIO29 IMC_TCK R287
IMC_GPIO30 A22
BC28 B22 8.2K/4
2.2u/8/X5R/10V/K IMC_GPIO31
IMC_GPIO32 B21
IMC_GPIO33 A21 2
CPU_TMS
Gi

H19 IMC_GPIO0 IMC_GPIO34 D20 3 CPU_TMS 6

INTEGRATED uC
VCC3 R221 8.2K/4 H20 C20 IMC_TMS 1
IMC_GPIO1 IMC_GPIO35
H21 SPI_CS2#/IMC_GPIO2 IMC_GPIO36 A20
R225 0/4/SHT/X IDE_RST F25 B20 Q49
24,28 -IDERST IDE_RST#/F_RST#/IMC_GPO3 IMC_GPIO37

SOT23
B19 MMBT3904/SOT23/200mA/30
VCC18 VCC18 IMC_GPIO38
D22 IMC_GPIO4 IMC_GPIO39 A19
E24 IMC_GPIO5 IMC_GPIO40 D18
E25 IMC_GPIO6 IMC_GPIO41 C18
D23 VCC18
R240 R256 IMC_GPIO7
8.2K/4 8.2K/4

2 2 SB710/FCBGA528/A14/[10HB1-06B710-11R] R290
3 CPU_DBREQ- 3 CPU_TRST- 8.2K/4
CPU_DBREQ- 6 CPU_TRST- 6
IMC_DBREQ- 1 IMC_TRST- 1
2
Q44 Q46 3 CPU_TCK
VCC18 CPU_TCK 6
SOT23

SOT23

MMBT3904/SOT23/200mA/30 MMBT3904/SOT23/200mA/30 IMC_TCK 1


A VCC18 VCC18 Q50 A

SOT23
MMBT3904/SOT23/200mA/30
R264
8.2K/4
R248 R259
8.2K/4 8.2K/4 2
3 IMC_TDI
2 2 CPU_TDO 1
6 CPU_TDO Title
3 IMC_DBRDY 3 CPU_TDI
CPU_TDI 6
6 CPU_DBRDY
CPU_DBRDY 1 IMC_TDO 1 Q48
ATI SB710 ACPI/USB/GPIO/AUDIO
SOT23

MMBT3904/SOT23/200mA/30
Q45 Q47 Size Document Number Rev
Custom
SOT23

SOT23

MMBT3904/SOT23/200mA/30 MMBT3904/SOT23/200mA/30 GA-MA785GM-US2H 1.3


Date: Friday, February 26, 2010 Sheet 18 of 36
5 4 3 2 1
5 4 3 2 1

SATA2_0_1 SATA2/7/YL/H/P/VA/D/2/B/GBT
1 GND GND 8
SP_TX0P_C C1310 0.01U/4/X7R/16V/K 2 TX0+ RX1+ 9 C1307 0.01U/4/X7R/16V/K SP_RX1P_C
SP_TX0M_C C1309 0.01U/4/X7R/16V/K 3 TX0- RX1- 10 C1311 0.01U/4/X7R/16V/K SP_RX1M_C
4 GND GND 11
SP_RX0M_C C1308 0.01U/4/X7R/16V/K 5 RX0- TX1- 12 C1300 0.01U/4/X7R/16V/K SP_TX1M_C
SP_RX0P_C C1302 0.01U/4/X7R/16V/K 6 RX0+ TX1+ 13 C1286 0.01U/4/X7R/16V/K SP_TX1P_C
7 GND GND 14

1 GND GND 8
SP_TX2P_C C1279 0.01U/4/X7R/16V/K 2 TX0+ RX1+ 9 C1284 0.01U/4/X7R/16V/K SP_RX3P_C
SP_TX2M_C C1278 0.01U/4/X7R/16V/K 3 TX0- RX1- 10 C1285 0.01U/4/X7R/16V/K SP_RX3M_C
4 GND GND 11
D SP_RX2M_C C1282 0.01U/4/X7R/16V/K RX0- TX1- C1281 0.01U/4/X7R/16V/K SP_TX3M_C D
5 12 PLACE SATA AC COUPLING
SP_RX2P_C C1283 0.01U/4/X7R/16V/K 6 RX0+ TX1+ 13 C1280 0.01U/4/X7R/16V/K SP_TX3P_C
GND GND CAPS CLOSE TO SB600
7 14

SATA2_2_3 SATA2/7/YL/H/P/VA/D/2/B/GBT

U2B

y ial
SP_TX0P_C AD9
SB700 AA24 PIORDY
SATA_TX0P IDE_IORDY PIORDY 24
SP_TX0M_C AE9 Part 2 of 5 AA25 IRQ14
SATA_TX0N IDE_IRQ IRQ14 24
SATA2_4 Y22 PDA0
IDE_A0 PDA0 24
SATA2/7/810C/H/OP/VA/D/1/B SP_RX0M_C AB10 AB23 PDA1
SATA_RX0N IDE_A1 PDA1 24
1 GND SP_RX0P_C AC10 Y23 PDA2
SATA_RX0P IDE_A2 PDA2 24
SP_TX4P_C C97 0.01U/4/X7R/16V/K -PDDACK

op ent
2 A+ IDE_DACK# AB24 -PDDACK 24
SP_TX4M_C C89 0.01U/4/X7R/16V/K 3 A- SP_TX1P_C AE10 AD25 PDDREQ
SATA_TX1P IDE_DRQ PDDREQ 24
4 GND SP_TX1M_C AD10 AC25 -PDIOR
SATA_TX1N IDE_IOR# -PDIOR 24
SP_RX4M_C C96 0.01U/4/X7R/16V/K 5 B- AC24 -PDIOW
IDE_IOW# -PDIOW 24
SP_RX4P_C C98 0.01U/4/X7R/16V/K 6 B+ SP_RX1M_C AD11 Y25 -PCS1
SATA_RX1N IDE_CS1# -PCS1 24
7 GND SP_RX1P_C AE11 Y24 -PCS3
SATA_RX1P IDE_CS3# -PCS3 24
SP_TX2P_C AB12 AD24 PDD0 PDD[0..15]
SATA_TX2P IDE_D0/GPIO15 PDD[0..15] 24
SP_TX2M_C AC12 AD23 PDD1
SATA_TX2N IDE_D1/GPIO16

ATA 66/100/133
AE22 PDD2
SP_RX2M_C IDE_D2/GPIO17 PDD3
AE12 AC22

t C id
SP_RX2P_C SATA_RX2N IDE_D3/GPIO18 PDD4
AD12 SATA_RX2P IDE_D4/GPIO19 AD21
AE20 PDD5
SP_TX3P_C IDE_D5/GPIO20 PDD6
AD13 SATA_TX3P IDE_D6/GPIO21 AB20

SERIAL ATA
SATA5RXPC 0.01U/4/X7R/16V/K C165 SP_RX5P_C SP_TX3M_C AE13 AD19 PDD7
36 SATA5RXPC SATA_TX3N IDE_D7/GPIO22
SATA5RXNC 0.01U/4/X7R/16V/K C166 SP_RX5M_C AE19 PDD8
C 36 SATA5RXNC IDE_D8/GPIO23 C
SP_RX3M_C AB14 AC20 PDD9
SATA5TXNC 0.01U/4/X7R/16V/K C169 SP_TX5M_C SP_RX3P_C SATA_RX3N IDE_D9/GPIO24 PDD10

no onf
36 SATA5TXNC AC14 SATA_RX3P IDE_D10/GPIO25 AD20
SATA5TXPC 0.01U/4/X7R/16V/K C177 SP_TX5P_C AE21 PDD11
36 SATA5TXPC IDE_D11/GPIO26
SP_TX4P_C AE14 AB22 PDD12
SP_TX4M_C SATA_TX4P IDE_D12/GPIO27 PDD13
AD14 SATA_TX4N IDE_D13/GPIO28 AD22
AE23 PDD14
SP_RX4M_C IDE_D14/GPIO29 PDD15
AD15 SATA_RX4N IDE_D15/GPIO30 AC23
SP_RX4P_C AE15 SATA_RX4P
SP_TX5P_C AB16
SP_TX5M_C SATA_TX5P
AC16 SATA_TX5N
G6 SB_SPI_DI_R R97 22/4 SB_SPI_DI
SP_RX5M_C SPI_DI/GPIO12 SB_SPI_DO_R R100 22/4 SB_SPI_DO
AE16 D2

Do e C
SP_RX5P_C SATA_RX5N SPI_DO/GPIO11 SB_SPI_CLK_R R92 22/4 SB_SPI_CLK VCC3
AD16 SATA_RX5P SPI_CLK/GPIO47 D1
F4

SPI ROM
R2194 1K/4/1 SATA_CAL SPI_HOLD#/GPIO31 -SB_SPI_CS R94 22/4 -SB_SPI_CS_ITE M_BIOS
PLACE SATA_CAL V12 SATA_CAL SPI_CS1#/GPIO32 F3 -SB_SPI_CS_ITE 28
RES VERY CLOSE SATA_X1 Y12 U15 -ITE_SPI_CS 1 8 BC203 0.1U/4/Y5V/16V/Z
SATA_X1 LAN_RST#/GPIO13 28 -ITE_SPI_CS CS# VDD
TO BALL OF U600 ROM_RST#/GPIO14 J1
SATA_X2 AA12 SB_SPI_DI 2 7 -SPI_HOLD0
SATA_X2 SO HOLD#
FANOUT0/GPIO3 M8
-SATA_LED W11 M5 -BIOS_WP 3 6 SB_SPI_CLK
NOTE: 30 -SATA_LED SATA_ACT#/GPIO67 FANOUT1/GPIO48
M7
WP# SCK
FANOUT2/GPIO49 SB_SPI_DO
R650 IS 1K 1% FOR 25MHz
t VCC_SB AA11 P5
4 VSS SI 5
MAIN BIOS

SATA PWR
XTAL, 4.99K 1% FOR 100MHz PLLVDD_SATA FANIN0/GPIO50
P8
FANIN1/GPIO51
INTERNAL CLOCK
y VCC3 W12 XTLVDD_SATA

TEMP_COMM
FANIN2/GPIO52 R8

C6
8M/SPI/SO8/200mil/S

B6
gab
B TEMPIN0/GPIO61 VDD_MEM_OV2 34 B
SATA_X2 A6
TEMPIN1/GPIO62 VCC_SB_OV2 33

HW MONITOR
R168 SATA_X1 A5
TEMPIN2/GPIO63 VCC_SB_OV1 33
10M/4 B5
VCC_SB TEMPIN3/TALERT#/GPIO64
VCC_SB VCC3
VIN0/GPIO53 A4 HDMI_DVI_BIOS 24
X6
VIN1/GPIO54 B4 VDD_MEM_OV1 34
BC124 BC123 1 2 C4 B_BIOS
VIN2/GPIO55 NB_VCC_OV2 33
1U/6/Y5V/10V/Z 0.1u/4/Y5V/16V/Z D4
VIN3/GPIO56 NB_VCC_OV1 33
25M/20p/30ppm/49US/20/D D5 28 -ITE_SPI_CS1 -ITE_SPI_CS1 1 8
VIN4/GPIO57 CS# VDD
VIN5/GPIO58 D6
A7 SB_SPI_DI 2 7 -SPI_HOLD0
VIN6/GPIO59 DDR18V_OV2 34 SO HOLD#
C115 C119
Gi

VIN7/GPIO60 B7 DDR18V_OV1 34
10P/4/NPO/50V/J 10P/4/NPO/50V/J -BIOS_WP 3 6 SB_SPI_CLK
WP# SCK

VCC3 VCC3 4 5 SB_SPI_DO


VSS SI
AVDD F6 3VDUAL BACKUP BIOS
BC112 BC110 G7 BC117 8M/SPI/SO8/200mil/S
1U/6/Y5V/10V/Z 0.1u/4/Y5V/16V/Z AVSS BC119 1U/6/Y5V/10V/Z
0.1u/4/Y5V/16V/Z
SB710/FCBGA528/A14/[10HB1-06B710-11R]
VCC3

-SPI_HOLD0 R29 1K/4


SB_SPI_DO R34 1K/4/X
-BIOS_WP R38 1K/4
SB_SPI_DI R39 1K/4/X

-ITE_SPI_CS R28 1K/4


A A
-ITE_SPI_CS1 R33 1K/4

Title
ATI SB710 SATA/IDE/HWM/SPI
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 19 of 36
5 4 3 2 1
5 4 3 2 1

PLACE ALL THE DECOUPLING CAPS ON VCC_SB


THIS SHEET CLOSE TO SB AS POSSIBLE.
For SB700 A12
SBC67 SBC65 BC792
0.1U/4/Y5V/16V/Z 1U/6/Y5V/10V/Z 10U/8/Y5V/10V/Z

VCC3 U2C U2E

D SB700 D
L9
M9
VDDQ_1
Part 3 of 5
VDD_1 L15
M12
SB700 A2
VDDQ_2 VDD_2 VSS_1
T15 VDDQ_3 VDD_3 M14 VSS_2 A25
U9 N13 SBC54 SBC63 SBC64 B1

CORE S0
BC793 BC802 SBC68 SBC60 SBC48 SBC74 VDDQ_4 VDD_4 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 1U/6/Y5V/10V/Z VSS_3
U16 VDDQ_5 VDD_5 P12 VSS_4 D7

PCI/GPIO I/O
10U/8/Y5V/10V/Z 1U/6/Y5V/10V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z U17 P14 T10 F20
VDDQ_6 VDD_6 AVSS_SATA_1 VSS_5

y ial
V8 VDDQ_7 VDD_7 R11 U10 AVSS_SATA_2 VSS_6 G19
W7 VDDQ_8 VDD_8 R15 U11 AVSS_SATA_3 VSS_7 H8
Y6 VDDQ_9 VDD_9 T16 U12 AVSS_SATA_4 VSS_8 K9
AA4 VDDQ_10 V11 AVSS_SATA_5 VSS_9 K11
AB5 VDDQ_11 V14 AVSS_SATA_6 VSS_10 K16
AB21 VDDQ_12 W9 AVSS_SATA_7 VSS_11 L4
Y9 AVSS_SATA_8 VSS_12 L7
Y11 AVSS_SATA_9 VSS_13 L10
VCC3

op ent
Y14 AVSS_SATA_10 VSS_14 L11
Y17 AVSS_SATA_11 VSS_15 L12
Y20 VDD33_18_1 CKVDD_1.2V_1 L21 VCC_SB AA9 AVSS_SATA_12 VSS_16 L14
1.8V: Flash module mode AA21 L22 AB9 L16

IDE/FLSH I/O

CLKGEN I/O
VDD33_18_2 CKVDD_1.2V_2 AVSS_SATA_13 VSS_17
3.3V: IDE mode AA22 VDD33_18_3 CKVDD_1.2V_3 L24 AB11 AVSS_SATA_14 VSS_18 M6
BC796 SBC49 SBC47 AE25 L25 BC776 AB13 M10
10U/8/Y5V/10V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z VDD33_18_4 CKVDD_1.2V_4 0.1U/4/Y5V/16V/Z AVSS_SATA_15 VSS_19
AB15 AVSS_SATA_16 VSS_20 M11
AB17 AVSS_SATA_17 VSS_21 M13
AC8 AVSS_SATA_18 VSS_22 M15
AD8 AVSS_SATA_19 VSS_23 N4
AE8 N12

t C id
AVSS_SATA_20 VSS_24
VSS_25 N14
3VDUAL P6
POWER VSS_26
VSS_27 P9
VSS_28 P10
A15 AVSS_USB_1 VSS_29 P11
C P18 B15 P13 C
VCC_SB PCIE_VDDR_1 AVSS_USB_2 VSS_30
SBC77 BC798

no onf
P19 PCIE_VDDR_2 C14 AVSS_USB_3 VSS_31 P15
P20 1U/6/Y5V/10V/Z 10U/8/Y5V/10V/Z D8 R1

A-LINK I/O
BC773 BC771 SBC66 SBC62 BC93 PCIE_VDDR_3 AVSS_USB_4 VSS_32
P21 PCIE_VDDR_4 S5_3.3V_1 A17 D9 AVSS_USB_5 VSS_33 R2
10U/8/Y5V/10V/Z 1U/6/Y5V/10V/Z 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z R22 A24 D11 R4
PCIE_VDDR_5 S5_3.3V_2 AVSS_USB_6 VSS_34
R24 PCIE_VDDR_6 S5_3.3V_3 B17 D13 AVSS_USB_7 VSS_35 R9

GROUND
3.3V_S5 I/O
R25 PCIE_VDDR_7 S5_3.3V_4 J4 D14 AVSS_USB_8 VSS_36 R10
S5_3.3V_5 J5 D15 AVSS_USB_9 VSS_37 R12
S5_3.3V_6 L1 E15 AVSS_USB_10 VSS_38 R14
L2 SBC57 SBC78 SBC76 F12 T11
S5_3.3V_7 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z AVSS_USB_11 VSS_39
F14 AVSS_USB_12 VSS_40 T12
G9 AVSS_USB_13 VSS_41 T14
AA14 H9 U4

Do e C
VCC_SB AVDD_SATA_1 AVSS_USB_14 VSS_42
AB18 AVDD_SATA_4 H17 AVSS_USB_15 VSS_43 U14
AA15 AVDD_SATA_2 J9 AVSS_USB_16 VSS_44 V6

SATA I/O
BC772 SBC61 SBC52 SBC73 AA17 G2 J11 Y21

CORE S5
AVDD_SATA_3 S5_1.2V_1 VCC12_DUAL AVSS_USB_17 VSS_45
1U/6/Y5V/10V/Z 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z 10U/8/Y5V/10V/Z AC18 G4 J12 AB1
AVDD_SATA_5 S5_1.2V_2 AVSS_USB_18 VSS_46
AD17 AVDD_SATA_6 J14 AVSS_USB_19 VSS_47 AB19
AE17 AVDD_SATA_7 J15 AVSS_USB_20 VSS_48 AB25
K10 AVSS_USB_21 VSS_49 AE1
USB_PHY_1.2V_1 A10 VCC12_DUAL K12 AVSS_USB_22 VSS_50 AE24
USB_PHY_1.2V_2 B10 K14 AVSS_USB_23
K15 AVSS_USB_24

3VDUAL
y t A16
B16
AVDDTX_0 V5_VREF AE7 V5_VREF R88 1K/4 VCC H18
J17
PCIE_CK_VSS_1
PCIE_CK_VSS_9
PCIE_CK_VSS_10
PCIE_CK_VSS_11
PCIE_CK_VSS_12
PCIE_CK_VSS_13
PCIE_CK_VSS_14
P23
R16
R19
T17
U18
U20
V18
gab
B AVDDTX_1 VCC3 PCIE_CK_VSS_2 PCIE_CK_VSS_15 B
C16 AVDDTX_2 AVDDCK_3.3V J16 Q8 J22 PCIE_CK_VSS_3 PCIE_CK_VSS_16 V20
BC775 BC135 BC137 SBC79 SBC70 SBC71 D16 K25 V21
10U/8/Y5V/10V/Z 1U/6/Y5V/10V/Z 1U/6/Y5V/10V/Z 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z AVDDTX_3 VCC_SB PCIE_CK_VSS_4 PCIE_CK_VSS_17
D17 K17 M16 W19

PLL
AVDDTX_4 AVDDCK_1.2V VCC3 PCIE_CK_VSS_5 PCIE_CK_VSS_18
E17 AVDDTX_5 M17 PCIE_CK_VSS_6 PCIE_CK_VSS_19 W22
USB I/O
F15 E9 3VDUAL M21 W24
AVDDRX_0 AVDDC BC128 PCIE_CK_VSS_7 PCIE_CK_VSS_20
F17 AVDDRX_1 P16 PCIE_CK_VSS_8 PCIE_CK_VSS_21 W25
F18 1U/6/Y5V/10V/Z
AVDDRX_2 BAT54C/SOT23/200mA
G15 AVDDRX_3 F9 AVSSC AVSSCK L17
G17 AVDDRX_4 Part 5 of 5
G18 AVDDRX_5 SB710/FCBGA528/A14/[10HB1-06B710-11R]
Gi

SB710/FCBGA528/A14/[10HB1-06B710-11R] VCC3 VCC3

BC126
1U/6/Y5V/10V/Z

VCC12_DUAL

BC794 BC811 SBC58 SBC59 SBC75 VCC_SB VCC_SB


10U/8/Y5V/10V/Z 1U/6/Y5V/10V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z

BC127
1U/6/Y5V/10V/Z

A A

3VDUAL 3VDUAL

Title
BC134
1U/6/Y5V/10V/Z
BC133
0.1u/4/Y5V/16V/Z
ATI SB710 POWER & GND
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 20 of 36
5 4 3 2 1
8 7 6 5 4 3 2 1

EXP_A_RXP[0..15] EXP_A_TXP[0..15] PCIE_RST-


EXP_A_RXP[0..15] 12 EXP_A_TXP[0..15] 12
EXP_A_RXN[0..15] EXP_A_TXN[0..15]
EXP_A_RXN[0..15] 12 EXP_A_TXN[0..15] 12
EXP_A_TXP0 C1644 0.1U/4/X5R/10V/K EXP_A_TXP0C
EXP_A_TXN0 C1645 0.1U/4/X5R/10V/K EXP_A_TXN0C C1643
+12V EXP_A_TXP1 C1646 0.1U/4/X5R/10V/K EXP_A_TXP1C 100P/4/N/50V/X
+12V 3GIO_*16 EXP_A_TXN1 C1647 0.1U/4/X5R/10V/K EXP_A_TXN1C
PCIEX16 EXP_A_TXP2 C1648 0.1U/4/X5R/10V/K EXP_A_TXP2C
B1 A1 EXP_A_TXN2 C1649 0.1U/4/X5R/10V/K EXP_A_TXN2C
12V PRSNT1* EXP_A_TXP3 C1650 0.1U/4/X5R/10V/K EXP_A_TXP3C
B2 12V 12V A2
B3 A3 VCC3 EXP_A_TXN3 C1651 0.1U/4/X5R/10V/K EXP_A_TXN3C
RSVD 12V EXP_A_TXP4 C1652 0.1U/4/X5R/10V/K EXP_A_TXP4C
B4 GND GND A4
18 SMBCLK1 SMBCLK1 B5 A5 R1907 8.2K/4/X EXP_A_TXN4 C1653 0.1U/4/X5R/10V/K EXP_A_TXN4C
SMBDATA1 SMCLK JTAG2 R1908 8.2K/4/X EXP_A_TXP5 C1654 0.1U/4/X5R/10V/K EXP_A_TXP5C
D 18 SMBDATA1 B6 SMDAT JTAG3 A6 D
B7 A7 R1909 8.2K/4/X EXP_A_TXN5 C1655 0.1U/4/X5R/10V/K EXP_A_TXN5C PCIE_RST-
GND JTAG4 EXP_A_TXP6 C1656 0.1U/4/X5R/10V/K EXP_A_TXP6C
VCC3 B8 3.3V JTAG5 A8
B9 A9 EXP_A_TXN6 C1657 0.1U/4/X5R/10V/K EXP_A_TXN6C
JTAG1 3.3V VCC3
3VDUAL B10 A10 EXP_A_TXP7 C1658 0.1U/4/X5R/10V/K EXP_A_TXP7C
-PCIE_WAKE 3.3VAUX 3.3V PCIE_RST- EXP_A_TXN7 C1659 0.1U/4/X5R/10V/K EXP_A_TXN7C C1746
18,35 -PCIE_WAKE B11 WAKE* PWRGD A11 PCIE_RST- 18,28,35
R2401 KEY EXP_A_TXP8 C1660 0.1U/4/X5R/10V/K EXP_A_TXP8C 100P/4/N/50V/X

y ial
8.2K/4/X VCC3 EXP_A_TXN8 C1661 0.1U/4/X5R/10V/K EXP_A_TXN8C
B12 A12 EXP_A_TXP9 C1662 0.1U/4/X5R/10V/K EXP_A_TXP9C
RSVD GND EXP_A_TXN9 C1663 0.1U/4/X5R/10V/K EXP_A_TXN9C
B13 GND REFCLK+ A13 SRCCLK_3GIO_A 16
R2400 EXP_A_TXP0C B14 A14 EXP_A_TXP10 C1664 0.1U/4/X5R/10V/K EXP_A_TXP10C
HSOP0 REFCLK- -SRCCLK_3GIO_A 16
8.2K/4 EXP_A_TXN0C B15 A15 EXP_A_TXN10 C1665 0.1U/4/X5R/10V/K EXP_A_TXN10C
HSON0 GND EXP_A_RXP0 EXP_A_TXP11 C1666 0.1U/4/X5R/10V/K EXP_A_TXP11C
B16 GND HSIP0 A16
PE0_PRSNT- B17 A17 EXP_A_RXN0 EXP_A_TXN11 C1667 0.1U/4/X5R/10V/K EXP_A_TXN11C
PRSNT2* HSIN0 EXP_A_TXP12 C1668 0.1U/4/X5R/10V/K EXP_A_TXP12C
B18 GND GND A18
EXP_A_TXN12 C1669 0.1U/4/X5R/10V/K EXP_A_TXN12C

op ent
EXP_A_TXP13 C1670 0.1U/4/X5R/10V/K EXP_A_TXP13C
EXP_A_TXP1C B19 A19 EXP_A_TXN13 C1671 0.1U/4/X5R/10V/K EXP_A_TXN13C
EXP_A_TXN1C HSOP1 RSVD EXP_A_TXP14 C1672 0.1U/4/X5R/10V/K EXP_A_TXP14C
B20 HSON1 GND A20
B21 A21 EXP_A_RXP1 EXP_A_TXN14 C1673 0.1U/4/X5R/10V/K EXP_A_TXN14C
GND HSIP1 EXP_A_RXN1 EXP_A_TXP15 C1674 0.1U/4/X5R/10V/K EXP_A_TXP15C
B22 GND HSIN1 A22
EXP_A_TXP2C B23 A23 EXP_A_TXN15 C1675 0.1U/4/X5R/10V/K EXP_A_TXN15C
EXP_A_TXN2C HSOP2 GND
B24 HSON2 GND A24
B25 A25 EXP_A_RXP2
GND HSIP2 EXP_A_RXN2
B26 GND HSIN2 A26
EXP_A_TXP3C B27 A27
HSOP3 GND

t C id
EXP_A_TXN3C B28 A28
HSON3 GND EXP_A_RXP3
B29 GND HSIP3 A29
B30 A30 EXP_A_RXN3
RSVD HSIN3
B31 PRSNT2* GND A31
B32 GND RSVD A32
C C
EXP_A_TXP4C B33 A33
HSOP4 RSVD

no onf
EXP_A_TXN4C B34 A34 3GIO_X1 +12V
HSON4 GND EXP_A_RXP4 +12V PCIEX1
B35 GND HSIP4 A35
B36 A36 EXP_A_RXN4
EXP_A_TXP5C GND HSIN4
B37 HSOP5 GND A37 B1 12V PRSNT1* A1
EXP_A_TXN5C B38 A38 B2 A2
HSON5 GND EXP_A_RXP5 12V 12V VCC3
B39 GND HSIP5 A39 B3 RSVD 12V A3
B40 A40 EXP_A_RXN5 B4 A4
EXP_A_TXP6C GND HSIN5 SMBCLK1 GND GND R1910 8.2K/4/X
B41 HSOP6 GND A41 18 SMBCLK1 B5 SMCLK JTAG2 A5
EXP_A_TXN6C B42 A42 SMBDATA1 B6 A6 R1911 8.2K/4/X
HSON6 GND 18 SMBDATA1 SMDAT JTAG3
B43 A43 EXP_A_RXP6 B7 A7 R1912 8.2K/4/X
GND HSIP6 EXP_A_RXN6 GND JTAG4
B44 GND HSIN6 A44 VCC3 B8 3.3V JYAG5 A8
EXP_A_TXP7C

Do e C
B45 HSOP7 GND A45 B9 JTAG1 3.3V A9 VCC3
EXP_A_TXN7C B46 A46 3VDUAL B10 A10
HSON7 GND EXP_A_RXP7 -PCIE_WAKE 3.3VAUX 3.3V PCIE_RST-
B47 GND HSIP7 A47 18,35 -PCIE_WAKE B11 WAKE* PWRGD A11 PCIE_RST- 18,28,35
B48 A48 EXP_A_RXN7 R2411
PRSNT2* HSIN7 8.2K/4/X
B49 GND GND A49 KEY
B12 RVSD GND A12
B13 GND REFCLK+ A13 PCIE1_CLK 16
12 PCIE1_OP B14 HSOP0 REFCLK- A14 -PCIE1_CLK 16
EXP_A_TXP8C B50 A50 B15 A15
HSOP8 RSVD 12 PCIE1_ON HSON0 GND
EXP_A_TXN8C B51 A51 B16 A16
HSON8 GND GND HSIP0 PCIE1_IP 12
B52 A52 EXP_A_RXP8 VCC3 R35 8.2K/4 PE1_PRSNT- B17 A17
GND HSIP8 PRSNT2* HSIN0 PCIE1_IN 12
B53 A53 EXP_A_RXN8 B18 A18
EXP_A_TXP9C
EXP_A_TXN9C

EXP_A_TXP10C
EXP_A_TXN10C
B54
B55
B56
B57
B58
B59
GND
HSOP9
HSON9
GND
GND
HSOP10
HSON10
y t HSIN8
GND
GND
HSIP9
HSIN9
GND
GND
A54
A55
A56
A57
A58
A59
EXP_A_RXP9
EXP_A_RXN9
GND

PCI-E/1X-36P/WH/OL
GND
gab
B EXP_A_RXP10 B
B60 GND HSIP10 A60
B61 A61 EXP_A_RXN10
EXP_A_TXP11C GND HSIN10
B62 HSOP11 GND A62
EXP_A_TXN11C B63 A63
HSON11 GND EXP_A_RXP11
B64 GND HSIP11 A64
B65 A65 EXP_A_RXN11
EXP_A_TXP12C GND HSIN11
B66 HSOP12 GND A66
EXP_A_TXN12C B67 A67
HSON12 GND EXP_A_RXP12
B68 GND HSIP12 A68
B69 A69 EXP_A_RXN12
EXP_A_TXP13C GND HSIN12
B70 HSOP13 GND A70
EXP_A_TXN13C B71 A71
HSON13 GND
Gi

B72 A72 EXP_A_RXP13


GND HSIP13 EXP_A_RXN13
B73 GND HSIN13 A73
EXP_A_TXP14C B74 A74
EXP_A_TXN14C HSOP14 GND
B75 HSON14 GND A75
B76 A76 EXP_A_RXP14
GND HSIP14 EXP_A_RXN14
B77 GND HSIN14 A77
EXP_A_TXP15C B78 A78
EXP_A_TXN15C HSOP15 GND
B79 HSON15 GND A79
B80 A80 EXP_A_RXP15
GND HSIP15 EXP_A_RXN15
B81 PRSNT2* HSIN15 A81
B82 RSVD GND A82

PCI-E/16X-164P/BU/LOWR EJECTOR
A A

+12V VCC3 3VDUAL +12V VCC3

1 1
BC833 BC834 BC835 BC836 BC838 BC839 BC837 BC840 + EC167 + EC3
0.1U/6/Y5V/25V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/6/Y5V/25V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 470u/D/16V/8C/36m 1000u/D/6.3V/8C/30m Title
PCI EXPRESS X 16 ,X1
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 21 of 36
8 7 6 5 4 3 2 1
5 4 3 2 1

AD[0..31]
PCI SLOT 1,2 17,36 AD[0..31]
VCC3 VCC3
PCICLK1 BC861 10P/4/N/50V/X

PCI SLOT1
VCC3 VCC3
VCC -12V +12V VCC PCICLK2 BC862 10P/4/N/50V/X

VCC -12V
PCI SLOT2 +12V VCC
PCI1
B1 -12V TRST A1
PCI2 B2 A2
TCK +12V
D
B1 -12V TRST A1 B3 GND TMS A3 D
B2 TCK +12V A2 B4 TDO TDI A4
B3 GND TMS A3 B5 +5V +5V A5
B4 A4 B6 A6 -PPCIRST
TDO TDI +5V INTA -INTB 17
B5 +5V +5V A5 17,36 -INTC B7 INTB INTC A7 -INTD 17
B6 A6 B8 A8 C1745
+5V INTA -INTA 17 17 -INTA INTD +5V
B7 A7 B9 A9 100P/4/N/50V/X
17 -INTB INTB INTC -INTC 17,36 PRSNT1 RESERVED

y ial
17 -INTD B8 INTD +5V A8 B10 RESERVED +5V A10
B9 PRSNT1 RESERVED A9 B11 PRSNT2 RESERVED A11
B10 RESERVED +5V A10 B12 GND GND A12
B11 PRSNT2 RESERVED A11 B13 GND GND A13
B12 GND GND A12 B14 RESERVED 3.3V_AUX A14 3VDUAL
B13 GND GND A13 B15 GND RST A15 -PPCIRST 17,36
B14 RESERVED 3.3V_AUX A14 3VDUAL 17 PCICLK2 B16 CLK +5V A16
B15 A15 B17 A17 VCC3
GND RST -PPCIRST 17,36 GND GNT -GNT1 17

op ent
17 PCICLK1 B16 CLK +5V A16 17 -REQ1 B18 REQ GND A18
B17 A17 B19 A19 RN256 1 2 8.2K/8P4R/4
GND GNT -GNT0 17 +5V PME -PCIPME 18,36
B18 A18 AD31 B20 A20 AD30 -P2REQ64 3 4
17 -REQ0 REQ GND AD31 AD30
B19 A19 AD29 B21 A21 -ACK64 5 6
+5V PME -PCIPME 18,36 AD29 +3.3V
AD31 B20 A20 AD30 B22 A22 AD28 -P1REQ64 7 8
AD29 AD31 AD30 AD27 GND AD28 AD26
B21 AD29 +3.3V A21 B23 AD27 AD26 A23
B22 A22 AD28 AD25 B24 A24 -STOP RN257 1 2 8.2K/8P4R/4
AD27 GND AD28 AD26 AD25 GND AD24 -PLOCK
B23 AD27 AD26 A23 B25 +3.3V AD24 A25 3 4
AD25 B24 A24 B26 A26 AD23 -PERR 5 6
AD25 GND 17,36 -C_BE3 C/BE3 IDSEL
B25 A25 AD24 AD23 B27 A27 -SERR 7 8
+3.3V AD24 AD23 +3.3V

t C id
B26 A26 AD22 B28 A28 AD22
17,36 -C_BE3 C/BE3 IDSEL GND AD22
AD23 B27 A27 AD21 B29 A29 AD20 -FRAME RN258 1 2 8.2K/8P4R/4
AD23 +3.3V AD22 AD19 AD21 AD20 -IRDY
B28 GND AD22 A28 B30 AD19 GND A30 3 4
AD21 B29 A29 AD20 B31 A31 AD18 -TRDY 5 6
AD19 AD21 AD20 AD17 +3.3V AD18 AD16 -DEVSEL
B30 AD19 GND A30 B32 AD17 AD16 A32 7 8
C B31 A31 AD18 B33 A33 C
+3.3V AD18 17,36 -C_BE2 C/BE2 +3.3V
AD17 B32 A32 AD16 B34 A34 -INTD RN259 2 1 8.2K/8P4R/4

no onf
AD17 AD16 GND FRAME -FRAME 17,36
B33 A33 B35 A35 -INTC 4 3
17,36 -C_BE2 C/BE2 +3.3V 17,36 -IRDY IRDY GND
B34 A34 B36 A36 -INTA 6 5
GND FRAME -FRAME 17,36 +3.3V TRDY -TRDY 17,36
B35 A35 B37 A37 -INTB 8 7
17,36 -IRDY IRDY GND 17,36 -DEVSEL DEVSEL GND
B36 +3.3V TRDY A36 -TRDY 17,36 B38 GND STOP A38 -STOP 17,36
B37 A37 -PLOCK B39 A39 -GNT3 RN260 1 2 8.2K/8P4R/4/X
17,36 -DEVSEL DEVSEL GND LOCK +3.3V 17 -GNT3
B38 A38 B40 A40 -GNT2 3 4
GND STOP -STOP 17,36 17,36 -PERR PERR SDONE 17,36 -GNT2
-PLOCK B39 A39 B41 A41 -GNT0 5 6
17 -PLOCK LOCK +3.3V +3.3V SBO 17 -GNT0
B40 A40 B42 A42 -GNT1 7 8
17,36 -PERR PERR SDONE 17,36 -SERR SERR GND 17 -GNT1
B41 +3.3V SBO A41 B43 +3.3V PAR A43 PAR 17,36
B42 A42 B44 A44 AD15 -REQ3 RN261 1 2 8.2K/8P4R/4
17,36 -SERR SERR GND 17,36 -C_BE1 C/BE1 AD15 17 -REQ3
B43 A43 AD14 B45 A45 -REQ1 3 4

Do e C
+3.3V PAR PAR 17,36 AD14 +3.3V 17 -REQ1
B44 A44 AD15 B46 A46 AD13 -REQ0 5 6
17,36 -C_BE1 C/BE1 AD15 GND AD13 17 -REQ0
AD14 B45 A45 AD12 B47 A47 AD11 -REQ2 7 8
AD14 +3.3V AD12 AD11 17,36 -REQ2
B46 A46 AD13 AD10 B48 A48
AD12 GND AD13 AD11 AD10 GND AD9 R2745 8.2K/4/X
B47 AD12 AD11 A47 B49 GND AD9 A49 17 -REQ4
AD10 B48 A48
AD10 GND AD9 R2746 8.2K/4
B49 GND AD9 A49 17 -GNT4
AD8 B52 A52
AD8 C/BE0 -C_BE0 17,36
AD7 B53 A53
AD8 AD7 +3.3V AD6
B52 AD8 C/BE0 A52 -C_BE0 17,36 B54 +3.3V AD6 A54
AD7 B53 A53 AD5 B55 A55 AD4
AD7 +3.3V AD6 AD3 AD5 AD4
AD5
AD3

AD1

-ACK64
B54
B55
B56
B57
B58
B59
B60
+3.3V
AD5
AD3
GND
AD1
+5V
AD6
AD4
GND
AD2
AD0
+5V
A54
A55
A56
A57
A58
A59
A60
y t -P1REQ64
AD4

AD2
AD0
AD1

-ACK64
B56
B57
B58
B59
B60
B61
B62
AD3
GND
AD1
+5V
ACK64
+5V
GND
AD2
AD0
+5V
REQ64
+5V
A56
A57
A58
A59
A60
A61
A62
AD2
AD0

-P2REQ64
gab
B ACK64 REQ64 +5V +5V B
B61 +5V +5V A61
B62 A62 PCI/120/P/IV/VA
+5V +5V
IDSEL[AD23],
PCI/120/P/IV/VA
GNT/REQ[1],
IDSEL[AD22],
INT[B]
GNT/REQ[0],
INT[A]
Gi

VCC3 3VDUAL
+12V -12V
C1743 0.1U/4/Y5V/16V/Z
BC869 0.1U/4/Y5V/16V/Z
C1744 0.1U/4/Y5V/16V/Z
BC870 0.1U/4/Y5V/16V/Z
BC863 BC864 BC874 BC875
BC871 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z

BC872 0.1U/4/Y5V/16V/Z VCC

BC873 0.1U/4/Y5V/16V/Z

BC878 0.1U/4/Y5V/16V/Z
EC11 1000u/D/6.3V/8C/30m
1
+

A A
BC865 0.1U/4/Y5V/16V/Z
EC13 1000u/D/6.3V/8C/30m
1

BC866 0.1U/4/Y5V/16V/Z
+

BC867 0.1U/4/Y5V/16V/Z

BC868 0.1U/4/Y5V/16V/Z
Title
PCI SLOT 1,2
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 22 of 36
5 4 3 2 1
5 4 3 2 1

VCC

14
U13-1
1 DAC_HSYNC
DAC_HSYNC 13,14
HSYNC R2107 22/4 3
2

74HCT32/SO14

7
14
D U13-2 D
4 DAC_VSYNC
DAC_VSYNC 13,14
VSYNC R2108 22/4 6
5

74HCT32/SO14

y ial
C1288

7
14
47P/4/N/50V/X U13-3
9
8
C1287 10
47P/4/N/50V/X
74HCT32/SO14

op ent
7
14
U13-4
12
11
13 C1289
0.1U/4/Y5V/16V/Z

74HCT32/SO14

t C id
VCC3

VCC VCC
C C

no onf
R2122 R2120 R2121
4.7K/4/X 4.7K/4 4.7K/4

13 DDCDATA DDCDATA R2112 0/4/SHT/X R2113 33/4 VGADDCDATA

VCC3 U10 U11

VGA_R 1 6 VGA_B HSYNC 1 6 VGADDCCLK

Do e C
2 5 VCC 2 5 VCC
R2124 3 4 VGA_G VSYNC 3 4 VGADDCDATA
4.7K/4/X BC676 BC780
0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z
13 DDCCLK DDCCLK R2111 0/4/SHT/X R2114 33/4 VGADDCCLK CM1293A-04SO/S CM1293A-04SO/S

y t C1297 C1298
470P/4/X/25V/X 470P/4/X/25V/X
gab
B B
FUSEVCC

BC675
0.1U/4/Y5V/16V/Z

VGA_DVIA

V16
GND
Gi

V6
VGA_R V1 V11
V7
DAC_RED FB36 68nH/6/300mA/0.8/S VGA_R VGA_G V2 V12 VGADDCDATA
13 DAC_RED DAC_GREEN FB37 68nH/6/300mA/0.8/S VGA_G
13 DAC_GREEN V8
DAC_BLUE FB38 68nH/6/300mA/0.8/S VGA_B VGA_B V3 V13 HSYNC
13 DAC_BLUE
V9
V4 V14 VSYNC
V10
V5 V15 VGADDCCLK

R32 R30 R25


140/4/1 150/4/1 150/4/1 GND

V17
VGA_DVI/[11NR6-501039-21R_11NR6-501039-22R]
C1290 C1291 C1292 C1293 C1294 C1295
10P/4/NPO/50V/J/X 10P/4/NPO/50V/J/X 10P/4/NPO/50V/J 10P/4/NPO/50V/J 10P/4/NPO/50V/J
10P/4/NPO/50V/J/X
A A
RS780 A13 Red DAC
Output Imbalance
change to 140/4/1

Title
RGB
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 23 of 36
5 4 3 2 1
8 7 6 5 4 3 2 1

FUSEVCC

VCC3 VCC3
D1 CLOSE HDMI CONNECTOR

3
B140/SMA/1A
VCC3SW C103 BC678
U8 0.1U/4/Y5V/16V/Z D Q13 0.1U/4/Y5V/16V/Z
2 38 SW_HDMI_TXD1+ G9131-15T73UF/SOT23/0.3A
VDD A0+ SW_HDMI_TXD1- G S
8 VDD A0- 37
SOT23 HDMI
16 VDD
BC719 BC299 BC300 BC301 SW_HDMI_TXD2+

1
18 VDD A1+ 36 SHELL1 20
1U/6/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 20 35 SW_HDMI_TXD2- VSS15 SW_HDMI_TXD2+ 1
VDD A1- D2+
30 VDD 2 D2 Shield
D 40 34 SW_HDMI_TXD0+ SW_HDMI_TXD2- 3 22 D
VDD A2+ SW_HDMI_TXD0- SW_HDMI_TXD1+ D2- SHELL3
42 VDD A2- 33 4 D1+
5 D1 Shield
32 SW_HDMI_TXC+ C75 R3 SW_HDMI_TXD1- 6 24
TXD1+ A3+ SW_HDMI_TXC- 120/6 SW_HDMI_TXD0+ D1- SHELL5
13 TXD1+ 3 D0+ A3- 31 7 D0+
TXD1- 4 8
13 TXD1- D0- D0 Shield

PI3HDMI412FT-B
SW_HDMI_TXD0- 9 D0-

y ial
TXD2+ 6 29 SW_DVI_TXD1+ 1u/6/Y5V/10V/Z SW_HDMI_TXC+ 10
13 TXD2+ D1+ B0+ CK+
TXD2- 7 28 SW_DVI_TXD1- 11
13 TXD2- D1- B0- CK Shield
SW_HDMI_TXC- 12
TXD0+ SW_DVI_TXD2+ CK-
13 TXD0+ 11 D2+ B1+ 27 13 CE Remote
TXD0- 12 26 SW_DVI_TXD2- 14 25
13 TXD0- D2- B1- NC SHELL6
HDMI_DDC_CLK 15
TXC+ SW_DVI_TXD0+ HDMI_DDC_DATA DDC CLK
13 TXC+ 14 D3+ B2+ 25 16 DDC DATA
TXC- 15 24 SW_DVI_TXD0- VCC VCC 17 23
13 TXC- D3- B2- GND SHELL4

op ent
18 +5V
23 SW_DVI_TXC+ HDMI_HPD 19
VCC3 B3+ SW_DVI_TXC- HP DET
B3- 22 SHELL2 21
R2127 R2128
VSS15 4.7K/4 4.7K/4 R113 HDMI/DIP/[11NR6-H01019-61R]
9 SEL HDMI SW
1 39.2K/4/1
R321 VSS15
VSS15 5
1.8K/4 10 13 I2C_CLK I2C_CLK R2119 0/4/SHT/X R281 0/4/SHT/X
VSS15 HDMI_DVI_BIOS 19
13 BC720 BC302
SW_SEL VSS15 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z DVI_HPD
VSS15 17
VSS15 19
3

t C id
VSS15 21
R322 R116
SOT23
VSS15 39
150K/4 43 41 Q67 39.2K/4/1
R323 VSS15PAD VSS15
BAT54C/SOT23/200mA
8.2K/4 SOT23
C HDMI_HPD PI3HDMI412FT-BZHE/TQFN42/[10TA1-083412-10R]
2

U12 C

no onf
Q82 13 I2C_DATA I2C_DATA R2115 0/4/SHT/X HDMI_DDC_DATA 1 6 HDMI_DDC_CLK
MMBT2222A/SOT23/600mA/40 R325 SEL="0"-->A-->HDMI;
1.5K/4 2 5 VCC
SEL="1"-->B-->DVI;(DEFAULT) TMDS_HPD R312 33/4 R337 4.7K/4
13 TMDS_HPD
3 4

2
BC677
D9 R331 0.1U/4/Y5V/16V/Z/X
3 100K/4 CM1293A-04SO/S/X

1
FUSEVCC

Do e C
IDERST- R182 33/4 -RST1 VCC LM385-2.5/SOT23/[10DZ2-130385-20R_10DZ2-130385-21R_10DZ2-130385-22R]

R183 4.7K/4 PIORDY VCC


VCC3
2
4
6
8

M1

M3
R2195 8.2K/4/X RN3 R180 R224
VCC3 SHIELD1 SHIELD3
1K/8P4R/6 1K/4 1K/4
R185 8.2K/4 IRQ14 Q84 VCC VCC VGA_DVIB
FDD 2N7002/SOT23/25pF/5 SW_DVI_TXD0- TX0-
1
3
5
7

D17
R189 8.2K/4 PDD7
t SW_DVI_TXD0+ D18 TX0+

3
R191 5.6K/4 PDDREQ 1 2 SW_DVI_TXD1- D9 TX1-
DENSEL- 28 TX1+ 17 9 1
R192 470/4 IDEPU0 R2129 R2130 SW_DVI_TXD1+
R194 15K/4 P66DET
y 3

7
4
6
8 INDEX- 28
R327 G
D

S
4.7K/4 4.7K/4 SW_DVI_TXD2-
SW_DVI_TXD2+
D10
D1
D2
TX2-
TX2+
SHLD24
9 10 MOTEA- 28 D3
gab
B 8.2K/4 SHLD13 B
11 12 Q55 D11
HDMI_HPD SHLD05

1
13 14 DRVA- 28 D19
TX3-

G
15 16 2 D12
17 18 3 DVI_DDC_CLK D13 TX3+

D
DIR- 28 TX4-
HDMI_DDC_CLK
PRIMARY IDE CONNECTOR 19 20 STEP- 28 1 D4
TX4+

S
21 22 WDATA- 28 D5
23 24 D20 TX5-
WGATE- 28 2N7002/SOT23/25pF/5 TX5+
PDD[0..15] 25 26 D21
19 PDD[0..15] TK00- 28 DDCC
27 28 DVI_DDC_CLK D6
WPT- 28 Q56 DDCD
IDE 29 30 DVI_DDC_DATA D7
RDATA- 28 VDDC

G
-IDERST R213 0/4/X 31 32 2 D14
SIDE1- 28 GND
-RST1 1 2 33 34 3 DVI_DDC_DATA D15

D
DSKCHG- 28
Gi

PDD7 3 4 PDD8 HDMI_DDC_DATA 1 D22 SHLDC


PDD6 PDD9 SW_DVI_TXC- DVI_TXC- D24 TXC-

S
5 6
PDD5 7 8 PDD10 BH/2*17K5/WH/SHN/2.54/VA/PA46 SW_DVI_TXC+
DVI_TXC+ D23 TXC+
PDD4 9 10 PDD11 D8 VSYNC
PDD3 11 12 PDD12 2N7002/SOT23/25pF/5 DVI_HPD D16 HPD
24 16 8
PDD2 13 14 PDD13 VCC
PDD1 15 16 PDD14 C1 R
PDD0 17 18 PDD15 C2 G
19 C3 B
C3 C1
PDDREQ 21 22 R196 C5 AGND1
19 PDDREQ
-PDIOW 23 24 1K/4
19 -PDIOW VCC AGND2 C5 C5A
-PDIOR 25 26 IDERST- C6
19 -PDIOR HSYNC
PIORDY 27 28 IDEPU0 C4
19 PIORDY
3

C4 C2
-PDDACK 29 30
19 -PDDACK
IRQ14 31 32 Q7
19 IRQ14 SHIELD2
PDA1 33 34 P66DET R197 MMBT2222A/SOT23/600mA/40
19 PDA1 P66DET 18 SHIELD4
PDA0 35 36 PDA2 1K/4

M2

M4
19 PDA0 PDA2 19 SOT23
-PCS1 37 38 -PCS3
19 -PCS1 -PCS3 19
-IDEACTP C111
2

A 39 40 A
0.047U/4/X7R/16V/K
3

BH/2*20K20/WH/SHN/2.54/VA/PA46 Q6 VGA_DVI/[11NR6-501039-21R_11NR6-501039-22R]
MMBT2222A/SOT23/600mA/40
D2 Close to connector SOT23
-IDEACTP R200 8.2K/4
2

2 18,28 -IDERST
3 -HDLED
-HDLED 30 Title
1

C112 C109
IDE ,FDD ,HDMI ,DVI CONNECTOR
Size Document Number Rev
SOT23

BAW56/SOT23/300mA 180P/4/N/50V/X 1000P/4/X/50V/X


Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 24 of 36
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1

AU1
19 2 NRIA- COM
28 RI1- RY1 RA1
18 3 NCTSA- NDCDA- NSINA
28 CTS1- RY2 RA2 1 2
17 4 NDSRA- NSOUTA NDTRA-
28 DSR1- RY3 RA3 3 4
16 5 NRTSA- NDSRA-
28 RTS1-
28 DTR1- 15
DA1
DA2
DY1
DY2 6 NDTRA- NRTSA- 5
7
6
8
NCTSA- FRONT SIDE USB1
14 7 NSINA NRIA-
28 RXD1 RY4 RA4 9 10
13 8 NSOUTA
28 TXD1 DA3 DY3
12 9 NDCDA- BH/2*5K10/IV/2.54/VA/COM
28 DCD1- RY5 RA5
11 GND 5V 20 VCC
-12V 10 -12V 12V 1 +12V

ABC1 ABC2 ABC3


GD75232/TSSOP20 0.1U/4/Y5V/16V/Z/X 0.1U/4/Y5V/16V/Z/X FUSEVCC1
D D
0.1U/4/Y5V/16V/Z/X F1
SMD1812P160/8V UR1 5.1K/4
5VDUAL -USBOC_F1 18

UBC2
ACN1 ACN2 0.1U/4/Y5V/16V/Z UR2
NDCDA- 1 2 NRTSA- 1 2 10K/4
NSOUTA 3 4 NDSRA- 3 4

y ial
NSINA 5 6 NCTSA- 5 6 F_USB1
NDTRA- 7 8 NRIA- 7 8 1 2
-USBP6 3 4 -USBP7
+USBP6 5 6 +USBP7
180P/8P4C/6/NPO/50V/K/X 180P/8P4C/6/NPO/50V/K/X 7 8
10 IUSBOC- UR3 0/4/X
-USBOC_F1 18
PH/2*5K9/BU/2.54/VA/D
-RI
-RI 18

op ent
3
ESD1
Q110
D22 MMBT2222A/SOT23/600mA/40 -USBP6 1 6 -USBP7 -USBP6
18 -USBP6
2 +USBP6
R474 75K/4 18 +USBP6 -USBP7
3 2 5 FUSEVCC1 18 -USBP7
NRIA- +USBP7

1
1 18 +USBP7
+USBP6 3 4 +USBP7
BAV70/SOT23/300mA R475 BC929
8.2K/4 BC27
0.1U/4/Y5V/16V/Z CM1293A-04SO/S/X
22u/8/X5R/6.3V/M/X

t C id
C
VCC
FRONT SIDE USB2 FRONT SIDE USB3 C

no onf
1N4148W/SOD123/300mA FUSEVCC2
PD1

PBC1 PC1
0.1U/4/Y5V/16V/Z/X 1U/6/Y5V/16V/Z FUSEVCC3
F2 F5
SMD1812P160/8V SMD1812P160/8V
5VDUAL 5VDUAL
1
2 1 LPT5 + UEC3 UBC6
PRN3 4 3 LPT4 1000u/D/6.3V/8C/30m 0.1U/4/Y5V/16V/Z
2.2K/8P4R/4 6 5 LPT17
8 7 LPT3 UBC4
8 7 LPT6 0.1U/4/Y5V/16V/Z F_USB3

Do e C
PRN4 6 5 LPT7 F_USB2 1 2
2.2K/8P4R/4 4 3 LPT8 1 2 -USBP10 3 4 -USBP11
2 1 LPT9 -USBP8 3 4 -USBP9 +USBP10 5 6 +USBP11
+USBP8 5 6 +USBP9 7 8
7 8 10 IUSBOC-
10 IUSBOC-
8 7 LPT1 PH/2*5K9/BU/2.54/VA/D
PRN6 6 5 ERR- PH/2*5K9/BU/2.54/VA/D
2.2K/8P4R/4 4 3 LPT2
2 1 LPT16
2 1 SLCT ESD2 ESD3
PRN7 4 3 PE
2.2K/8P4R/4 6 5 BUSY -USBP8 1 6 -USBP9 -USBP8 -USBP11 1 6 +USBP10 -USBP10
18 -USBP8 18 -USBP10
ACK- +USBP8 +USBP10

PR1
2.2K/4/1
8 7

LPT14
y t +USBP8
2

3
5

4 +USBP9

CM1293A-04SO/S/X
FUSEVCC2
18
18
18
+USBP8
-USBP9
+USBP9
-USBP9
+USBP9
+USBP11
2

3
5

4 -USBP10

CM1293A-04SO/S/X
FUSEVCC3
18
18
18
+USBP10
-USBP11
+USBP11
-USBP11
+USBP11
gab
AFD- LPT14
B 28 AFD- B
STB- LPT1
28 STB-
PD0 LPT2
INIT- LPT16
28 INIT-

PD3 LPT5 FUSEVCCKB FUSEVCC


PD2 LPT4
SLIN- LPT17
28 SLIN-
PD1 LPT3 F8 SMD1812P160/8V

5VDUAL F6 SMD1812P260/6V
Gi

1
PD4 LPT6 + UEC5 BC92
PD5 LPT7 1000u/D/6.3V/8C/30m 0.1u/4/Y5V/16V/Z
PD6 LPT8
PD7 LPT9

ERR-
28 ERR-
ACK-
28 ACK-
BUSY
28 BUSY
PE
28 PE
SLCT
28 SLCT
PD[0..7]
28 PD[0..7]

LPT

LPT1 1 STB# AFD# 2 LPT14


LPT2 3 PPD0 ERR# 4 ERR-
A LPT3 5 PPD1 INIT# 6 LPT16 A
LPT4 7 PPD2 SLIN# 8 LPT17
LPT5 9 PPD3 GND 10
LPT6 11 PPD4 GND 12
LPT7 13 PPD5 GND 14
LPT8 15 PPD6 GND 16
LPT9 17 PPD7 GND 18
ACK- 19 ACK# GND 20
BUSY 21 BUSY GND 22
PE 23 PE
SLCT 25 SLCT GND 26

PH/2*13K24/BK/2.54/VA/D Title
COM/LPT/F_USB
Size Document Number Rev
C GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 25 of 36
8 7 6 5 4 3 2 1
5 4 3 2 1

AZALIA CODEC ALC892/ALC889A/ Colay


27 CEN ALC892 ALC889A
27 LFE SURR_R 27
CR2 20K/4/0.1 CR16 X O
27 S_SURR_L SURR_L 27
27 S_SURR_R CR24 X O
CBC24 470P/4/X7R/50V/K CR25
27 SPDIFI X O
D
CBC1
CBC42 10uF/X5R X D

47P/4/NPO/50V/J

AVDD
CR2 20K/1% 20K/0.1%
27 SPDIF
CR9 O X

y ial
CR5 5.1K/4/1
S_SURR_JD 27
CR6 10K/4/1
CR10 X O
CEN_JD 27
CR7 2.2/8 CBC2
VCC3
0.1U/4/Y5V/16V/Z CR32 47/4/1 FAUDIO_JD CBC10/CBC11/CBC12/ 4.7uF 4.7uF

48
47
46
45
44
43
42
41
40
39
38
37
CBC48 CU1 CBC13/CBC44/CBC45 /X5R /X5R
22u/8/X5R/6.3V/M CBC20

SURBACK-R/XTALSEL

AVSS2

JDREF (NC)/JD3
SURR-L
AVDD2
LINE1-VREFOR/VREFO3
SPDIFO
SPDIF/EAPD

LFE
SURBACK-L/JD0 GPIO0

CEN

SURR-R
ALC880/CMI9880 1N/4/X7R/50V/K

op ent
CR4/CR8/CR18/CR23/
27 SPDIFO2_HDMI
CR11/CR12/CR28/CR29/
CBC42 10u/8/X5R/6.3V/K/X
CR16 8.2K/4
1
2
DVDD1 FRONT-R 36
35
LINE_O_R 27 CR49/CR50/CR43/CR44/ 75 ohm 75 ohm
GPIO0/XTALI FRONT-L LINE_O_L 27
CR24 8.2K/4 3 GPIO1/XTALO SENSE B (JD2)/FMIC1 34 CR45/CR48/CR59/CR60
CR25 0/4 4 33
DVS1 DCVOL/VREFVOUT2 VODR CR13 8.2K/4
18 AZ_SDATA_OUT 5 SDATA_OUT MIC1-VREFO-R/FMIC2 32 MIC22 27
CR14 22/4 6 31 LINE2_VREFO
18 AZ_BIT_CLK BIT_CLK LINE2-VREFO/JD4
7 30 MIC2_VREFO
DVSS2 MIC2-VREFO/AFILT2

SENSE A(JD1)/PHONE JD5


CR15 22/4 8 29 VOCR
18 AZ_SDATA_IN0 SDATA-IN LINE1-VREFO-L/AFILT1 VOCR 27

t C id
9 28 VOBR CR17 8.2K/4
DVDD2 MIC1-VREFO-L/VREFOUT MIC11 27
18 AZ_SYNC 10 SYNC VREF 27
11 26 AVDD

MIC2-R/JD1 GPIO1
18 -AZ_RST RESET# AVSS1
12 PC_BEEP AVDD1 25

LINE2-R/AUX-R
LINE2-L/AUX-L

MIC1-R/MIC2
MIC1-L/MIC1
C CBC4 CBC5 CBC6 C

MIC2-L/JD2
22p/4/NPO/50V/J 0.1U/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z

CD_GND

no onf
LINE1-R
LINE1-L
CBC7 CBC8

CD_R
0.1U/4/Y5V/16V/Z 22u/8/X5R/6.3V/M

CD_L
FRONT_JD CR19 5.1K/4/1 ALC889A-VB2-GR/LQFP48
27 FRONT_JD

13
14
15
16
17
18
19
20
21
22
23
24
LINE1_JD CR20 10K/4/1
27 LINE1_JD
MIC1_JD CR21 20K/4/1
27 MIC1_JD
CBC10 4.7u/8/X5R/6.3V/K
LINE_IN_R 27
SURR_JD CR22 39.2K/4/1
27 SURR_JD
CBC11 4.7u/8/X5R/6.3V/K

Do e C
LINE_IN_L 27
CBC12 4.7u/8/X5R/6.3V/K
MIC2 27
LINE2_L CBC13 4.7u/8/X5R/6.3V/K
MIC1 27
LINE2_R CBC14 0.1U/6/Y5V/25V/Z
CD_R 27
Can Support Amp Out
MIC2_L CBC15 0.1U/6/Y5V/25V/Z
CDGND 27
MIC2_R CBC16 0.1U/6/Y5V/25V/Z
CD_L 27
y t
gab
B B
SOT23

INTEL FRONT AUDIO


CQ8 CR74 8.2K/4
LINE2_VREFO
CR75 8.2K/4
SOT23

Gi

BAT54A/SOT23/200mA

CQ9 CR76 8.2K/4


MIC2_VREFO VCC3
CR77 8.2K/4
CR47 22K/4
BAT54A/SOT23/200mA
CR46 22K/4 CR78
F_AUDIO 8.2K/4
MIC2_L CBC45 4.7u/8/X5R/6.3V/K CR4 75/4/1 1 2
MIC2_R CBC44 4.7u/8/X5R/6.3V/K CR8 75/4/1 3 4 -AZ_DET
LINE2_R CEC9 100u/D/10V/57 CR18 75/4/1 5 6 BACK_R CR79 20K/4/1
1

FAUDIO_JD
+

7
LINE2_L CEC10 100u/D/10V/57 CR23 75/4/1 9 10 BACK_L CR80 39.2K/4/1
1
+

PH/2*5K8/GED/2.54/VA/D
A A

PH/2*5K8/[11NH2-000205-K1]

CC1 CC2 CC3 CC4


180P/4/NPO/50V/J 180P/4/NPO/50V/J
180P/4/NPO/50V/J 180P/4/NPO/50V/J
Title
ALC889A CODEC
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 26 of 36
5 4 3 2 1
5 4 3 2 1

LINE OUT
SPDIF
CR26
FRONT OUT

0/6/X
SPDIF_IO
VCC CR3 0/4 1
CR10 0/4 3 4 CEC17 + 10u/S/16V/45 CR59 75/4/1 AJ_B5
26 SPDIF SPDIFI 26 26 LINE_O_R
CR9 0/4/X 5 6
26 SPDIFO2_HDMI
CEC19 + 10u/S/16V/45 CR60 75/4/1 AJ_B2
26 LINE_O_L
+12V CBC34 PH/2*3K2/WH/2.54/VA/D
D
AVDD CQ4 100p/4/NPO/50V/J/X D

4
78L05/SOT89/0.1A
CD1 CBC21 CBC22
CD4148WP/1206/300mA 180P/4/NPO/50V/J 180P/4/NPO/50V/J

1
2
3
5VSB

y ial
CD2 CBC25 FUSEVCC
CD4148WP/1206/300mA 0.1U/6/Y/25V/X
LINE-IN
CBC47

7
22u/8/X5R/6.3V/M

NC
1 OPTICAL
2 CR11 75/4/1 LINE_IN_RR
26 LINE_IN_R

V
3

SOT23
26 SPDIF

In

NC
CR12 75/4/1 LINE_IN_LL

op ent
26 LINE_IN_L
CQ1

6
CR41 8.2K/4
CBC26 CBC27
26 VOCR
CR42 8.2K/4 180P/4/NPO/50V/J 180P/4/NPO/50V/J
FR/5P/BK/T/D/S(GY)

BAT54A/SOT23/200mA

t C id
MIC

C CR28 75/4/1 MIC22 C


26 MIC2

no onf
CR29 75/4/1 MIC11
26 MIC1
CD IN
26 MIC22
CBC28
CD_IN 180P/4/NPO/50V/J CBC29
26 MIC11
180P/4/NPO/50V/J
26 CD_L 1
2
3
26 CD_R 4

Do e C
26 CDGND
SHR/1*4/BK/P/2.54/VA/D
SURROUND

CEC30 100uF/D/16V/S5/65 CR43 75/4/1 BJ_C5

1
26 SURR_R

+
CR51 CR52 CR53
8.2K/4 8.2K/4 8.2K/4 CEC31 100uF/D/16V/S5/65 CR44 75/4/1 BJ_C2

1
26 SURR_L

+
USB_1394_ESATA
USB_LAN CBC32 CBC33
y t 180P/4/NPO/50V/J 180P/4/NPO/50V/J
gab
B B
For Audio precision test CEN/LFE
CR27 0.01u/6/X7R/50V/K

CEC34 100uF/D/16V/S5/65 CR45 75/4/1 BJ_B5

1
26 LFE

+
CEC35 100uF/D/16V/S5/65 CR48 75/4/1 BJ_B2

1
26 CEN

+
CBC36 CBC37
AUDIOA
Gi

180P/4/NPO/50V/J 180P/4/NPO/50V/J
AUDIOB
A3 A3 D3 D3 Orange
LINE1_JD A2 CEN_JD D2 SURR BACK
26 LINE1_JD
LINE_IN_RR A4
A2 BLUE 26 CEN_JD
BJ_B5 D4
D2
CEN/LFE
A4 D4
LINE-IN
LINE_IN_LL A1 BJ_B2 D1 ALC880 - SURROUND
A1 GND D1 GND CEC38 10u/S/16V/45 CR49 75/4/1 BJ_A5
CMI9880 - Back SURR 26 S_SURR_R
+
LINE-IN REAR
B3 B3 E3 E3
FRONT_JD B2 SURR_JD E2 CEC39 + 10u/S/16V/45 CR50 75/4/1 BJ_A2
26 FRONT_JD B2 26 SURR_JD E2 26 S_SURR_L
AJ_B5 B4 BJ_C5 E4
B4 GREEN E4 Black
AJ_B2 B1 LINE-OUT BJ_C2 E1 Back side
B1 GND E1 GND CBC40 CBC41
Speaker
LINE-OUT CEN Azalia Port G 180P/4/NPO/50V/J 180P/4/NPO/50V/J
C3 C3 F3 F3
MIC1_JD C2 S_SURR_JD F2
26 MIC1_JD
MIC22 C4
C2 26 S_SURR_JD
BJ_A5 F4
F2 Gray
A C4 PINK F4
Left & Right Side
A

MIC11 C1 MIC-IN BJ_A2 F1 Speaker


C1 GND F1 GND
C0 C0 MIC-IN F0 F0 SIDE
G1 G1 CMI9880 - Side SURR
G4 G4 G2 G2
G3 G3

2X3RP/26P/OR,BK,GY,BU,GE,PK/RA 2X3RP/26P/OR,BK,GY,BU,GE,PK/RA Title


AUDIO JACK
A3RJ/13P/B/[11NR6-403006-01_11NR6-403006-02] A3RJ/13P/OBG/[11NR6-403006-71] Size Document Number Rev
3RJ+15F/[11NR6-403004-11] 3RJ+15F/[11NR6-403004-31] Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 27 of 36
5 4 3 2 1
8 7 6 5 4 3 2 1
VCC3
RN263
-THRMO 1 2
VIN5 3 4
25 DCD1-
25 RI1- 5 6
PD[0..7] GP53 7 8
25 CTS1- PD[0..7] 25
DTR1-
25 DTR1- RTS1- 8.2K/8P4R/6
25 RTS1- STB-
25 DSR1- STB- 25
TXD1 AFD-
25 TXD1 AFD- 25

PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
ERR- GPO17 R21 8.2K/4
25 RXD1 ERR- 25
INIT- GP50 R22 8.2K/4
INIT- 25
SLIN- DBIOS_RST- R23 8.2K/4
SLIN- 25
R2910 0/4/X -OFF_LAN ACK-
35 ISOLATEB ACK- 25
D D
SLIN-

31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
U182
CPU Thermal Diode Differential Pair

SIN1
SOUT1/JP3
DSR1#
RTS1#/JP2
DTR1#/JP1
CTS1#

PD6
PD5
PD4
PD3
PD2
PD1
PD0
STB#
AFD#
ERR#
INIT#
SLIN#
ACK#
RI1#
DCD1#

PD7
GNDD
CTS2#/[GP65]
RI2#/[GP66]
DCD2#/[GP67]
BC880
DTR2- 180P/4/NPO/50V/J Other Signal
32 DTR2#/JP4 BUSY 5 BUSY 25
RTS2- 33 4
RTS2#/JP5 PE PE 25

y ial
34 3 SLCT 25
15mil
DSR2#/[GP64] SLCT EMI 0801 TMPIN3+
VCC 35 VCC VCC/[AVCC] 2 VCC 10mil
TXD2 36 1 VIN0
SOUT2/JP6 VIN0 VIN0 29 TMPIN3- 12mil
37 128 VIN1
FANIO_1 SIN2/[GP63] VIN1 VIN2
VIN1 29
BC881 10mil
29 FANIO_1 38 FAN_TAC1 VIN2 127 VIN2 29
FANPWM_1 39 126 PWOK 1u/6/Y5V/10V/Z 15mil
29 FANPWM_1 FAN_CTL1 VIN3/ATXPG PWOK 30,32 Other Signal
FANIO_2 40 125 VIN4 CLOSE PIN2
29 FANIO_2 FAN_TAC2/GP52 VIN4 VIN4 29
FANPWM_2 41 124 VIN5
29 FANPWM_2 FAN_CTL2/GP51 VIN5/[VID7] R2413 8.2K/4

op ent
42 FAN_TAC3/GP37 VIN6/[VID6] 123 VCC
FANPWM3 43 122 VIN7
29 FANPWM3
31 IO_VID5 44
FAN_CTL3/GP36
VID5/GP35
IT8712F/[IT8718F] VIN7/PCIRSTIN#
VREF 121
VIN7 29
VREF 29
31 IO_VID4 45 VID4/GP34 TMPIN1 120 TMPIN1 29
46 119 R2414 VCC
GNDD TMPIN2 TMPIN2 6,29
for layout routing 47 118 0/6/SHT/X VCC
31 IO_VID3 VID3/GP33 TMPIN3/[SO1] TMPIN3 29
31 IO_VID2 48 VID2/GP32 GNDA 117 GNDA 6
49 116 R2415 0/4/X
31 IO_VID1 VID1/GP31 RSMRST#/CIRRX/GP55 -RSMRST 18
50 115 -THRMO R2416 BC882 BC883 BC884
31 IO_VID0 VID0/GP30 PCIRST4#/SCRPRES#/GP10
R4 8.2K/4 TURBO0 TURBO1 51 114 MCLK R61 8.2K/4 VCC3 0/6/SHT/X BC885 1U/6/Y5V/10V/Z 1U/6/Y5V/10V/Z 1U/6/Y5V/10V/Z
R6 8.2K/4 TURBO1 TURBO0 VIDO5/GP27 MCLK/[GP56] MDAT R80 8.2K/4 2.2n/4/X7R/50V/K
VCC3 52 VIDO4/GP26 MDAT/[GP57] 113 Power issue 0415 Power issue Power issue

t C id
R7 8.2K/4 SCRRST FANIO_4 53 112
R10 8.2K/4 -PCIE_RST 29 FANIO_4 VIDO3/FAN_TAC4/GP25 KCLK/[GP60] KCLK 29 0415 0415
54 VIDO2/FAN_TAC5/GP24 KDAT/[GP61] 111 KDAT 29
55 110 GP40
GP23/[SI] 3VSBSW#/GP40 DBIOS_RST-
56 GP22/[SCK] PWROK2/GP41 109 DBIOS_RST- 30
57 108 GP53 GP53 18 close to super i/o
C VIDO1/GP21 RING#/GP53/SUSC# C
58 VIDO0/GP20 PSON#/GP42 107 -ATX_PSON 30
GPO17 59 106
VIDO6/GP17 PANSWH#/GP43 KPS_IN_IO 32

no onf
-SB_SPI_CS_ITE 60

MTRB#/THRMO#/[SST/AMDSI_D]
19 -SB_SPI_CS_ITE GP16/[SO2] GNDD 105
19 -ITE_SPI_CS R2453 22/4 -ITE_SPI_CS_R 61 104
RESETCON#/CIRTX/GP15/[CE_N]/[CSA:dual bios] PME#/GP54 -LPCPME 18
R232 0/4/X SCRRST 62 103
18,24 -IDERST PCIRST1#/SCRRST/GP14 PWRON#GP44 -PSOUT 18
63 PWROK1/SCRFET#/GP13 PSIN/GP45/SUSB# 102 -SLP_S3 18,32,34
-PCIE_RST

DRVB#/[PECI/AMDSI_C]
64 PCIRST2#/SCRIO/GP12 IRRX/GP46 101 BEEP- 30
65 100 C1747
PCIRST3#/SCRCLK/GP11 VBAT VBAT 17
VCC 66 99 COPEN- 1U/6/Y5V/10V/Z
R2425 0/6S/X VCC COPEN# IO_VCCH BC886
VCC3 67 LPCPD#/VIDVCC VCCH 98
-A_RST 68 97 BC887 R2427

KRST#/[GP62]
13,14,17 -A_RST LRESET# IRTX/GP47/CEB_N/JP7 for dual DB

VIDO7/GP50
69 96 1U/6/Y5V/10V/Z 8.2K/4/X
17 -LDRQ0 LDRQ# DSKCHG# DSKCHG- 24
LFRAME#

DENSEL#

WGATE#
WDATA#

RDATA#
HDSEL#
SERIRQ
BC888

INDEX#
PCICLK

Do e C MTRA#

DRVA#

STEP#

TRK0#
CLKIN
GNDD

WPT#
GA20
3.9N/4/X7R/50V/K/X LAD0 BC889 0.047u/4/Y5V/16V/Z IO_VCCH R136 0/6/SHT/X ATX5VSB
LAD1
LAD2
LAD3

DIR#
Power issue 4.7U/8/Y5V/10V/Z 3VDUAL
0415 IT8718F-S/HX(GB)/S
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
-PCIE_RST R2596 0/4/SHT/X CEB_N
PCIE_RST- 18,21,35
VCC3 R2428 1K/4/X
VCC3 R2429 22/4 -ITE_SPI_CS1
17 SERIRQ WPT- 24 -ITE_SPI_CS1 19
LAD0
LAD1
LAD2
LAD3

GP50
17 -LFRAME INDEX- 24
-KBRST R2430 1K/4 R2431 1K/4/X RTCVDD
TK00- 24
A20GATE R2433 1K/4
RDATA- 24
R2767 680/4/X JP7 : LOW DUAL BIOS DISABLE(DX) COPEN- R2432 1M/4
17 LAD[0..3]

18 -KBRST
18 A20GATE
17 LPC33
y t LAD[0..3]

R2434 0/4/X SI_CLK


WGATE- 24
SIDE1- 24
STEP- 24
DIR- 24
WDATA- 24
SI_CLK 6
DRVA- 24
PECI:ICH8使用
HI DUAL BIOS ENABLE VCC

BC890
0.1U/4/Y5V/16V/Z
1
2
CI C1748
0.01U/4/X7R/16V/K/X
gab
B R2435 0/4/X SI_DAT B
16 LPC48 SI_DAT 6
PH/1*2/BK/2.54/VA/D
MOTEA- 24
DENSEL- 24
C1749 Power On Strapping Options
10P/4/N/50V/X
Symbol value Description
1 Disabled.
JP1 Flashseg1_EN Flash I/F Address Segment 1 (FFF8_0000h~FFFF_FFFFh,
0 000E_0000h~000F_FFFFh) is enabled
Gi

1 FLH_SO2 is selected as the Serial Flash I/F SO pin.


JP2 SerFlh_SO_SEL
R2445 8.2K/4
VCC 0 FLH_SO1 is selected as the Serial Flash I/F SO pin.
Normal Media
DTR1- R2438 680/4/X
VCC3
R2436
8.2K/4
GP40 R2437
8.2K/4/X
JP3 CHIP_SEL -- Chip selection in configuration.
ON: EN SPI 放在板邊最左上角 The output buffers of PCIRST1#, PCIRST2#, PCIRST3#, PCIRST4# and
1 PCIRST5# are enhanced open-drain. It drives high about 10~20 ns when the
RTS1- R2439 680/4/X
VCC JP4 BUF_SEL signal transits from low to high, and then Hi-Z.
TXD1 R2440 680/4/X 0 The output buffers are push-pull.
1 The default value of EC Index 15h / 16h / 17h is 00h
JP5 FAN_CTL_SEL
VCC
0 The default value of EC Index 15h / 16h / 17h is 40h
A
R2441 8.2K/4/X DTR2- R2442 680/4 DTR2- 1 The threshold voltage of VID is 2.0 / 0.8V A
JP6 VID_ISEL
VCC
low:The output buffers are push-pull. 0 The threshold voltage of VID is 0.8 / 0.4V
R2443 8.2K/4/X RTS2- R2444 680/4 RTS2-

RTS2- ==LOW CPU FAN 50%


==HIGH 100%
VCC Title
R2446 8.2K/4/X TXD2 R2447 680/4 TXD2
ITE 8718 LPC IO ,Dual-BIOS
high:VID 2.0V-0.8V low:VID 0.8V-0.4V Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 28 of 36
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1

VCORE DDR18V VCC3 +12V


Hardware Monitor circuits
CURRENT_OUT_V 33
R18
28 VREF 8.2K/4 R195 R198 R199
8.2K/4 8.2K/4 24.3K/4/1
R203 R205 R2253 R2569
10K/4/1 10K/4/1 30K/4/X VIN0 10K/4/1
FOR 8716 N/A 28 VIN0 VIN1
28 TMPIN1 28 VIN1 VIN2
D D
28 VIN2 VIN4
28 TMPIN3 28 VIN4 VIN7
28 VIN7

6,28 TMPIN2
BC111 BC114 BC113 BC115 R201 BC118
C1306 0.1U/6/Y5V/25V/Z/X 0.1U/6/Y5V/25V/Z/X 0.1U/6/Y5V/25V/Z/X 8.2K/4

y ial
R206 C1080 3.3N/4/X7R/50V/K R2570
C113 C114 8.2K/4/X RS1 SRS2 0.1u/4/Y5V/16V/Z 0.1U/4/Y5V/16V/Z 10K/4/1 0.1U/4/Y5V/16V/Z/X
1U/6/Y5V/10V/Z 0.1U/6/Y5V/25V/Z 10K/1/4/S 10K/1/4/S

SYSTEM CPU
Thermister Thermister

op ent
KB & USB FUSEVCCKB

t C id
KB_USB
U5 U1
-USBP4 U6 U2 -USBP5
18 -USBP4 1 3 57 -USBP5 18
+USBP4 U7 U3 +USBP5
18 +USBP4 +USBP5 18
C VCC U8 U4 C
+12V 2 4 68 FUSEVCCKB
SYSTEM FAN

no onf
USB
SYSFAN_VCC R2750 KBDATA 1
+12V R2212 8.2K/4 8.2K/4 +12V KB 4
2
VCC KBCLK 5
R2213 6 3 BC121 BC120
8.2K/4 U145A 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z
8

KB/USB/A/PC99(DUAL)/GF/2/RA/D
R2215 3 R2216
+
1K/4 R2219 1 0/6/X
3

S 1 G
FANPWM_2 2
28 FANPWM_2 -
D25
22K/4 LM358DR/SO8 1N4148W/SOD123/300mA KDAT R46 82/4 KBDATA

Do e C
28 KDAT
R2220
4

D
5.1K/4/1 R2221 3.3K/4 KCLK R48 82/4 KBCLK
28 KCLK
BC787 Q298
2

2.2u/8/X5R/10V/K SYSFAN_VCC R2222 15K/4 FANIO_2


FANIO_2 28
PA102FDG/TO252/115m/430
R2218
6.2K/4 C1303 FUSEVCCKB
+

1
2
3
4
NB FAN +12V 100u/D/16V/5B EC15 3.3N/4/X7R/50V/K
C7 C8
BC788 R51 8.2K/4 KCLK 180P/4/NPO/50V/J 180P/4/NPO/50V/J
0.1U/6/Y5V/25V/Z/X
G
V
S
C
R404
3.3K/4
y t SYS_FAN
FAN/1*4/WH/A3/2.54/VA/D/SN
R52 8.2K/4 KDAT

ESD4
gab
B B
-USBP5 1 6 -USBP4
+12V R412 15K/4 FANIO_4 2 5
FANIO_4 28 FUSEVCCKB
R418 +USBP5 3 4 +USBP4
6.2K/4
1
2
3

C193
3.3N/4/X7R/50V/K CM1293A-04SO/S/X
C
V
S

NB_FAN
Gi

FAN/1*3/WH/A3/2.54/VA/D/SN

+12V
CPU FAN BC105
0.1U/4/Y5V/16V/Z +12V
CPUFAN_VCC
R2224 8.2K/4
VCC U145B
R2226 +12V
8.2K/4
8

R2229 5 R2230
+
1K/4 R2232 7 0/6/X
3

S G
FANPWM_1 6 D26
28 FANPWM_1 -
LM358DR/SO8 1N4148W/SOD123/300mA
22K/4
R2233
4

D
A
5.1K/4 R2234 3.3K/4 A
BC789 Q299
2

2.2u/8/X5R/10V/K CPUFAN_VCC R2235 15K/4 FANIO_1


FANIO_1 28
PA102FDG/TO252/115m/430
VCC R2231
6.2K/4
1
2
3
4

C1304
R340 3.3N/4/X7R/50V/K
+

100u/D/16V/5B EC16 BC790 8.2K/4


0.1U/6/Y5V/25V/Z/X R342 100/4/1 Title
G
V
S
C

FANPWM3 28
CPU_FAN
FAN/1*4/WH/A3/2.54/VA/D/SN
FAN/HWMO KB/USB
C225 Size Document Number Rev
3.3N/4/X7R/50V/K/X Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 29 of 36
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1

VCC 3VDUAL VCC


3 PIN POWER LED

PWR_LED
MPD+ 1 +MPD1 R471 R445
R446 BC171 INTEL FRONT PANEL ATX5VSB MPD- 2 1K/4 8.2K/4/X R24 0/4 DBIOS_RST- 28
330/6 0.01U/4/X7R/16V/K MPD- 3 -MPD1 Q350
F_PANEL R2705 33/4
18 -SYS_RST
+HD 1 2 +MPD1 PH/1*3/BK/2.54/VA/D RESET
HD+ MSG/PD+ RESET 16,32
R449
-HDLED 3 4 -MPD1 8.2K/4
24 -HDLED HD- MSG/PD-
D BAT54C/SOT23/200mA C199 D
5 6 -PWRBTSW 0.01U/4/X7R/16V/K/X
GND PW+ -PWRBTSW 32
RESET 7 8
RESET PW- C200
9 0.01U/4/X7R/16V/K
RSV

3
Q99

y ial
BAV99/SOT23/300mA Q97
3

13 14 VCC BAV99/SOT23/300mA
GD+ SP+
15 GD- NC 16

1
ATX5VSB
17 GN+ NC 18
2

ATX5VSB
19 20 -SP
GN- SP-

op ent
BH/2*10K10,11,12,13,15,17,19/BK/2.54/VA/PA
VCC

VCC
R463
VCC3 VCC3 330/6
-SP
SOT23

t C id
D20
1N4148W/SOD123/300mA +MPD1
R469 R470
Q98 1K/4 1K/4
S

1
R455 75/6 3
R456 75/6 R457 1K/6
D

C 2 C
SPKR 18
2
G

no onf
2N7002/SOT23/25pF/5 3 -HDLED -MPD1
19 -SATA_LED 1

3
Q109
MMBT2222A/SOT23/600mA/40 Q106
3

SOT23
MMBT2222A/SOT23/600mA/40
Q108
VCC MMBT2222A/SOT23/600mA/40 SOT23

1
R460 1K/4 SOT23
2

1
3

R461 R466 1K/4

Do e C
8.2K/4 SB_BLINK 18

SOT23
2

COUPON1 COUPON1 1 2 COUPON/X


28 BEEP- VCC
Q107 COUPON2 COUPON2 1 2 COUPON/X
MMBT2222A/SOT23/600mA/40

ATX POWER CONNECTOR


t MH3 MH7
MH8

2
6
3

2
6
3
ATX5VSB -12V VCC3 VCC3
y

2
6
3
ATX 8 4 8 4
13 3.3V 3.3V 1 12 5 12 5 8 4
7 1 7 1 12 5
gab
B R416 BC154 B
14 -12V 3.3V 2 7 1
22K/4 0.1U/4/Y5V/16V/Z HOLE_3/X HOLE_3/X

11
10

11
10
HOLE_3/X

9
15 3

11
10
GND GND

9
-ATX_PSON 16 4 VCC
28 -ATX_PSON PSON 5V
17 GND GND 5
BC155 BC162
0.1U/4/Y5V/16V/Z 0.1U/4/Y/25V/X 18 6 VCC
GND 5V MH1 MH2 MH4
19 GND GND 7

2
6
3

2
6
3

2
6
3
Gi

-5V 20 8 PWOK 8 4 8 4 8 4
-5V POK PWOK 28,32
12 5 12 5 12 5
VCC 21 9 ATX5VSB 7 1 7 1 7 1
5V 5VSB

VCC 22 10 +12V HOLE_3/X HOLE_3/X HOLE_3/X

11
10

11
10

11
10
5V 12V

9
23 5V 12V 11
BC160 BC928 BC164 BC166 C189
10U/8/Y5V/10V/Z 24 12 0.1U/4/Y/25V/X 0.1U/4/Y5V/16V/Z 0.1U/4/Y/25V/X
GND 3.3V
BC159 0.1U/4/Y/25V/X BC163 BC165 BC167 MH5 MH6
0.1U/4/Y/25V/X APW/2*12/IV/VA/SN/2SHK/PA66 0.1U/4/Y/25V/X 0.1U/4/Y5V/16V/Z 0.1U/4/Y/25V/X

2
6
3

2
6
3
K1 K2 K3
VCC3 8 4 8 4
12 5 12 5
5VSB 7 1 7 1

K1_ICT/X K1_ICT/X K1_ICT/X HOLE_3/X HOLE_3/X

11
10

11
10
9

9
A A
C190

1
10U/8/Y5V/10V/Z R2771 R2772 K4 K5 K6
510/6/X 510/6/X

K1_ICT/X K1_ICT/X K1_ICT/X


For Seasonic 900W Title
1

1
Power supply ATX, FRONT PANEL
I1 I2
cant Boot issue 4MMH/X 4MMH/X Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 30 of 36
8 7 6 5 4
1

1
2 1
8 7 6 5 4 3 2 1

VCC VCC AM2: high, AM2R2: low VIN12

3VDUAL ATX_12V_2X4 VIN12 VIN12


6 CORE_TYPE_DET
DR52 DR177 DR56 1 5
8.2K/4 3.3K/4 1K/4 GND +12V
0.8V on DR54
DQ14 1 1 1
6323_EN 8.2K/4 DBC24
+ + DEC2 + DEC11

G
2 2 6 DEC1 DBC21 1U/8/Y5V/25V/Z
GND +12V

3
3 1U/8/Y5V/25V/Z

D
3

2
DQ17 DR55 DBC9 1 270u/FP/D/16V/89/10m 270u/FP/D/16V/89/10m
DQ18 D 1K/4 0.1U/6/X7R/25V/K 270u/FP/D/16V/89/10m DQ2

S
D MMBT2222A/SOT23/600mA/40 2SK3918/TO252/1300pF/7.5m
3 GND +12V 7
G S
G S DL3 VCORE
UGATE1 DR132 2.2/6 0.6u/40A/IMD129/W/D

3
DR58 8.2K/4 DR179 10K/6

1
D 32 CPUVDD_EN 4 GND +12V 8 D
2N7002/SOT23/25pF/5 PHASE1
2N7002/SOT23/25pF/5
DQ21

2
BC841

2
G
2 APW/2*4/IV/OC/P/4.2/VA/SN/OH 0.1u/4/X7R/16V/K DQ3 DR138 1 1
3 DQ9 2.2/6 + +

D
1
DR140 DR166 DEC6 DEC7

S
VID1 2N7002/SOT23/25pF/5

3
0/4/SHT/X 0/4/SHT/X

y ial
DC57

3
1N/4/X7R/50V/K 820u/FP/D/2.5V/68/7m
VCC LGATE1 820u/FP/D/2.5V/68/7m
VIN12 2SK3919/TO252/2050pF/5.6m
2SK3919/TO252/2050pF/5.6m
PH1
PWROK ( SVI ) EN rising edge : DR62
2.2/6 DBC26 ISEN1
Low : "metal VID" Hi : PVI mode VIN12 1U/8/Y5V/25V/Z
High : running protocol Low : SVI mode Pin 34 Input, Pin 37 Output V6323 DBC12 1U/6/X7R/16V/K

op ent 2
DQ4
VCORE VCC3 U1 DR63 2SK3918/TO252/1300pF/7.5m

10
ISL6324ACRA/QFN48 2.2/6
29 DBC13 0.22u/6/X7R/16V/K DL4

VCC
DC23 6323_EN PVCC1_2 UGATE2 DR142 2.2/6 0.6u/40A/IMD129/W/D

3
24 EN
DR66 DR175 31 DR67 2.2/6 DR181 10K/6
0.1U/6/Y5V/25V/Z/X 8.2K/4/X 8.2K/4 PWM_PWRGD BOOT1 PHASE2
6 PWM_PWRGD 34 PWROK
32 UGATE1 DC24
UGATE1

2
32 VCORE_PWOK VCORE_PWOK DC25 37 33 PHASE1 0.1U/6/X7R/25V/K
DR71 3.48K/4/1 3.3N/4/X7R/50V/K VDDPWRGD PHASE1 LGATE1 DQ5 DQ11 DR148 1 1
LGATE1 30
VCORE_NB DC27 2.2/6 + +
DR72 51/6 680P/4/X7R/50V/K DC28 100P/4/NPO/50V/J 48 DR150 DR168

t C id
COMP_NB DR73 0/6 ISEN1 DEC8 DEC9
ISEN1+ 20 0/4/SHT/X 0/4/SHT/X
DR74 357/4/1

3
1 FB_NB ISEN1- 21
DR75 DC31 DC29 LGATE2 DC59
0/6S/X DC30 0.1U/6/Y5V/25V/Z/X PH1 DR76 9.31K/6/1 0.1U/6/X7R/25V/K 2SK3919/TO252/2050pF/5.6m 1N/4/X7R/50V/K 820u/FP/D/2.5V/68/7m
0.1U/6/X7R/25V/K VIN12 820u/FP/D/2.5V/68/7m
27 DR78 2.2/6 2SK3919/TO252/2050pF/5.6m PH2
DC32 BOOT2
C C
1N/4/X7R/50V/K/X 3 26 UGATE2 DC33 ISEN2
RGND_NB UGATE2

no onf
DC35 25 PHASE2 0.1U/6/X7R/25V/K DBC27
DR108 0/4 DR80 DC34 0.1U/6/Y5V/25V/Z/XDR81 2K/4/1 0.033u/4/X7R/16V/K PHASE2 LGATE2 1U/8/Y5V/25V/Z
8,9,16,18,32 SMBDATA LGATE2 28
100/6/1/X

2
for 6324 DC36 150p/4/NPO/50V/J 18 COMP DR82 0/6 ISEN2 DQ6
ISEN2+ 22
VCORE 23 2SK3918/TO252/1300pF/7.5m
FB ISEN2- DC38 DC37
33 FB 17 FB
DC40 DR86 DC39 PH2 DR85 9.31K/6/1 0.1U/6/X7R/25V/K DL5
0.1U/6/X7R/25V/K DR90 2.26K/4/1 0.027u/4/X7R/16V/K 15 PWM3 0.1U/6/X7R/25V/K UGATE3 DR151 2.2/6 0.6u/40A/IMD129/W/D

3
RCOMP PWM3 35
100/6/1 DC41 36 PWM4 DR182 10K/6
DR87 470/6/X 1N/4/X7R/50V/K/X PWM4 PHASE3

2
13 44 DR89 0/6 ISEN3
DR91 412/4/1 VSEN ISEN3+ DC42 DQ7 DQ13
33 VSEN ISEN3- 43
12 PH3 DR92 9.31K/6/1 DC43 1 1
RGND

Do e C
DC44 0.1U/6/Y5V/25V/Z/X 46 DR94 0/6 ISEN4 0.1U/6/X7R/25V/K 0.1U/6/X7R/25V/K DR154 DR155 DR169 + +
DR126 100/6/1 VSEN ISEN4+ ISEN4- DC51 2.2/6
6,33 COREFB+ ISEN4- 45 0/4/SHT/X 0/4/SHT/X
DR96 DC47 PH4 DR93 9.31K/6/1 DC54 DEC10 DEC12

3
19 APA
DC46 4.99K/4/1 42 0.1U/6/X7R/25V/K 0.1U/6/X7R/25V/K LGATE3
DR128 0/6S/X 1N/4/X7R/50V/K/X 0.1u/4/X7R/16V/K PVCC_NB DBC15 1U/6/X7R/16V/K 2SK3919/TO252/2050pF/5.6m
6,33 COREFB-
DC48 OFF_SET 14 DR98 2.2/6 VIN12 2SK3919/TO252/2050pF/5.6m DC60 820u/FP/D/2.5V/68/7m
0.1U/6/Y5V/25V/Z/X V6323 DR99 75K/4/1 OFS VIN12 1N/4/X7R/50V/K 820u/FP/D/2.5V/68/7m
16 RSET
DR100 PH3
100/6/1 DC45 PWM_VID0 4
1N/4/X7R/50V/K VID0/VFIXEN DR101 2.2/6 DC49 0.1U/6/X7R/25V/K ISEN3
BOOT_NB 40
PWM_VID1 5 DBC28
VID1/SEL 1U/8/Y5V/25V/Z
PWM_VID2 6 39 UGATE_NB
VID2/SVD UGATE_NB

2
PHASE_NB

for 6324
DR109 0/4
y t
PWM_VID3

PWM_VID4

PWM_VID5
7

8
VID3/SVC

VID4
PHASE_NB
LGATE_NB

ISEN_NB+
38
41

2
LGATE_NB

DR187 0/6 ISEN_NB


UGATE4 DR152
DQ19
2SK3918/TO252/1300pF/7.5m

2.2/6
DL6
0.6u/40A/IMD129/W/D

3
8,9,16,18,32 SMBCLK 9 VID5
47 DR104 6.3K/4/X DR183 10K/6
GND

ISEN_NB- PHASE4
11 FS

2
gab
DR106 9.31K/6/1 DC50 0.1U/6/X7R/25V/K DC61
B B
OFF_SET 0.1U/6/X7R/25V/K DQ20 DQ24
49

DR107 PH_NB 1
100K/4 DR156 DR157 DR176 +
DR103 2.2/6 0/4/SHT/X 0/4/SHT/X
10K/4/X DEC13

3
LGATE4
BOTTOM PAD CONNECT 2SK3919/TO252/2050pF/5.6m
2SK3919/TO252/2050pF/5.6m DC62 820u/FP/D/2.5V/68/7m
TO GND THROUGH 8 VIA 1N/4/X7R/50V/K
DRN8 DRN9 PH4
1 2 PWM_VID0 PWM_VID3 1 2 IO_VID3 28
6 VID0
3 4 PWM_VID1 PWM_VID2 3 4 IO_VID2 28 ISEN4
6 VID1
5 6 PWM_VID2 PWM_VID1 5 6 IO_VID1 28
6 VID2
7 8 PWM_VID3 PWM_VID0 7 8 IO_VID0 28
Gi

6 VID3
1K/8P4R/4
0/8P4R/SHT/X
DR117 1K/4 PWM_VID4 PWM_VID4 DR118 0/4/SHT/X IO_VID4 28
6 VID4
DR119 1K/4 PWM_VID5 PWM_VID5 DR120 0/4/SHT/X IO_VID5 28
6 VID5

VIN12
VIN12

DR115 2.2/6 DC52 0.1U/6/X7R/25V/K


DR116
2.2/6 DU3 DBC19
2

2 1 UGATE3
BOOT UGATE PHASE3 DQ15 1U/8/Y5V/25V/Z
7 PVCC PHASE 8
6 VCC
DBC17 PWM3 3 2SK3918/TO252/1300pF/7.5m
PWM LGATE3
4 GND LGATE 5
0.22u/6/X7R/16V/K UGATE_NB DR141 2.2/6 VCORE_NB
1

ISL6612ACBZ-T/SO8 DR180 10K/6


PHASE_NB DL15 0.6u/40A/IMD129/W/D
2

A DQ16 A
DR146 1 1
VIN12 2.2/6 DR149 DR167 + +
0/4/SHT/X 0/4/SHT/X
DEC3 DEC4
1

DR124 2.2/6 DC53 0.1U/6/X7R/25V/K LGATE_NB


DR123 2SK3919/TO252/2050pF/5.6m DC58
2.2/6 DU4 1N/4/X7R/50V/K 820u/FP/D/2.5V/68/7m
2 1 UGATE4 820u/FP/D/2.5V/68/7m
BOOT UGATE PHASE4 PH_NB
7 PVCC PHASE 8
6 VCC
DBC18 PWM4 3 ISEN_NB
PWM LGATE4 Title
4 GND LGATE 5
0.22u/6/X7R/16V/K
ISL6612ACBZ-T/SO8
VCORE (PWM ISL6324A+6612A)
Size Document Number Rev
C GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 31 of 36
8 7 6 5 4 3 2 1
5 4 3 2 1

ATX5VSB

KR5
ATX5VSB 8.2K/4/1
DDR18V_EN
DDR18V_EN 34
KPS_IN_IO
KPS_IN_IO 28

3
3VDUAL

3
R382
1K/4 D KQ3 KC2
Q78 D 0.1U/4/X7R/16V/K/X
D D
G S 2N7002/SOT23/25pF/5 KR6
G S NB_VCC_EN 33
8.2K/4/1
5VSB

3
KR12 0/4 KPS_OUT

1
3

3
ATX5VSB 2N7002/SOT23/25pF/5
D Q279

y ial
Q71 Q72 KQ5 KC7 2N7002/SOT23/25pF/5
0.1U/4/X7R/16V/K/X R343 G S
SOT23 SOT23 R384 KC4 8.2K/4
R380 8.2K/4 1K/4/1/X 0.1U/4/X7R/16V/K/X
2

1
28,30 PWOK SOT23
-NCT3012_S5 KPS_OUT KR7 8.2K/4/1/X

1
MMBT2222A/SOT23/600mA/40 MMBT2222A/SOT23/600mA/40

3
MMBT2222A/SOT23/600mA/40/X
SB_VCC_EN 33
R381 8.2K/4 Q58

op ent
18 S3_STATE D MMBT2222A/SOT23/600mA/40

3
Q79
G S 2N7002/SOT23/25pF/5/X SOT23
KPS_OUT KR8 0/4/X KPS_IN_IO R346 1K/4 D Q278

1
31 VCORE_PWOK
2N7002/SOT23/25pF/5

1
G S
C163
0.1U/6/X7R/25V/K

1
EUP

t C id
3VDUAL

KU2
C KR9 C

ATX5VSB KR14 1K/4/1/X 1 8 K5V_DRV 1K/4/1 VCC18


DS5_SEL 5VSB_OFF

no onf
2 7 KPS_OUT
ATX5VSB VSB PS_OUT-
KC1 -PWRBTSW 3 6 R361
30 -PWRBTSW PS_IN- SDC SMBCLK 8,9,16,18,31
0.1u/4/X7R/16V/K 8.2K/4
-SLP_S5 KR15 0/4 4 $:0.25 5
GND

18 -SLP_S5 S5- SDA SMBDATA 8,9,16,18,31


NB_PWROK 13,18
-NCT3012_S5 NCT3012S/ESOP8

3
9

ATX5VSB D Q356

Do e C
-PWRBTSW KR16 0/4/X KPS_OUT 2N7002/SOT23/25pF/5
G S

KR17 0/8/X Be note, always pop >1u. Q357

1
ATX5VSB 5VSB
KR10
KC5 1U/6/X7R/16V/K 100K/4/1 KC6
RESET 16,30
KQ1 1u/4/X5R/6.3V/K
K5V_DRV KR11 100K/4/1 1 K5V_DRV
2 4 5VSB 3VDUAL BAT54C/SOT23/200mA
5VSB
Function Selection. Strapped by VSB ATX5VSB 3
KC3 5VSB
! Strapped to high :
DeepS5_Sel = 1:
System will enter the deep S5 state after 6 sec
delays when AC power on.
! Strapped to low : (Default)
y t
P06P03LCG/SOT89/530pF/45m 1u/4/X5R/6.3V/K/X

R360
8.2K/4
R359
8.2K/4

SB_PWROK 18
gab
B B
DeepS5_Sel = 0:

3
System will not enter the deep S5 state when AC

3
D Q64
power on. System is in normal ACPI S5 state.
Q63 2N7002/SOT23/25pF/5
MMBT2222A/SOT23/600mA/40 G S
VCC VCC12_HT
SOT23

1
R347 1K/4

1
R335
8.2K/4 R348 C164
Gi

5VSB
2K/4/X 4.7u/8/X5R/6.3V/K
( 1.8V , 1.2V , 1.1V ) > NB_PWRGD 前 1ms
CPUVDD_EN 31 PWOK > NB_PWRGD / SB_PWRGD
3

R334 D
8.2K/4 Q431 C152
G S 2.2u/8/X5R/10V/K D46
16,30 RESET 2
2

3
3

18,28,34 -SLP_S3 1
Q54
MMBT2222A/SOT23/600mA/40
For ACC Function
R333

SOT23
2N7002/SOT23/25pF/5 BAT54A/SOT23/200mA
SOT23
28,30 PWOK
2

8.2K/4
VCC18_EN 34
3

A A
Q59
MMBT2222A/SOT23/600mA/40 D
Q432
DDR18V SOT23 G S
R31 1K/4
2

R220 C154
1K/4/X 0.1U/6/X7R/25V/K Title
2N7002/SOT23/25pF/5
POWER SEQUENCE ,EUP
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 32 of 36
5 4 3 2 1
5 4 3 2 1

VCC3 1.1V@4A
NB_VCC NB_VDDPCIE

FB12 30/6/4A/S

FB13 30/6/4A/S/X
BC39 L27
0.1U/6/Y5V/25V/Z 1.2uH/20A/PMU109/W/D 1
+ EC27
1000u/D/6.3V/8C/30m

D D

0.047u/4/X7R/16V/K 1 1 EC35

2
C1394 R3197 20K/4/1 D BC40 + EC34 + 1000u/D/6.3V/8C/30m +12V
U97 1U/6/Y5V/10V/Z 1000u/D/6.3V/8C/30m DYNAMIC CURRENT OC
C1395 8 1 Q22
10p/4/NPO/50V/J PHASE BOOT 2SK3918/TO252/1300pF/7.5m

4
y ial
7 2 R2763 2.2/6 NBVCCU_G G S DU6D
32 NB_VCC_EN COMP/SD UG DR159 BC906 LM324DR/SO14

3
12 +
6 3 47K/4/1 0.1u/4/Y5V/16V/Z 14
FB GND R3198 C1397
31 VSEN 13 -
+12V R2773 2.2/6 5 4 8.2K/4 0.1u/6/X7R/25V/K L2 NB_VCC
VCC LG/OCSET

4
25V 2uH/20A/IEP109/D DR164 DU6A DU6B
1.1V@15.8A

11
4
ISL6545CBZ/S NBVCCPHASE 5.1K/4/1/X 3 LM324DR/SO14 LM324DR/SO14
6,31 COREFB+ + FB 31
BC931 1 5
1 1 EC21 +
0.1u/6/X7R/25V/K

op ent
6,31 COREFB- 2 - 7

2
R2774 D R2775 + EC36 + 1000u/D/6.3V/8C/30m 6 -
10K/6 2.2/6 R2778 1000u/D/6.3V/8C/30m DR158

11

4
2K/4/1 5.1K/4/1 DU6C

11
C1398 BC138 DR162 10 LM324DR/SO14
+
G S 1n/4/X7R/50V/K 0.1U/4/Y5V/16V/Z/X DR161 10K/4/1 8
NBVCCL_G 40.2K/4/1 DR160 5.1K/4/1

3
9 -
VREF IS 0.6v Q23 DR163 DR178

11
2SK3918/TO252/1300pF/7.5m R2783 453K/4/1 10K/4/1
2.37K/4/1

t C id
D40 CURRENT_OUT_V 29
R3199 8.66K/4/1 2 DR165
19 NB_VCC_OV1
3 453K/4/1
R3200 4.12K/4/1 1
C
19 NB_VCC_OV2 0.6*(1+2K/2.37K)=1.106V C

no onf
SOT23

BAT54A/SOT23/200mA/[10DK1-320054-12R] NB_VCC_OV1 NB_VCC_OV2 NB_VCC


L X 1.20V
X L 1.30V
L L 1.40V
5VDUAL
For 1.2V Dual_Power.
BC202

Do e C
VCC3 1U/6/Y5V/10V/Z

Q73 VCC12_DUAL
3 600mA MAX
VCC12_DUAL 4 2 VCC12_DUAL
1

7
5
3
1
BC96 L28
0.1U/6/Y5V/25V/Z 1.2uH/20A/PMU109/W/D RN264

+
AZ1117H-1.2TR/SOT223/1A BC692 BC17 EC29 47/8P4R/6/X
1U/6/Y5V/10V/Z 100u/D/10V/57

t 22u/8/X5R/6.3V/M/X

8
6
4
2
0.047u/4/X7R/16V/K
y 1
2

C155 R3178 20K/4/1 D BC97 + EC38


U198
gab
B 1U/6/Y5V/10V/Z 1000u/D/6.3V/8C/30m B
C157 8 1 Q429 VCC
10p/4/NPO/50V/J PHASE BOOT 2SK3918/TO252/1300pF/7.5m
7 2 R3179 2.2/6 VCCSBU_G G S
32 SB_VCC_EN COMP/SD UG
1

6 3
1.2V@1.3A
FB GND R3180 C156 BC132
+12V R3181 2.2/6 5 4 8.2K/4 0.1u/6/X7R/25V/K L29 VCC_SB VCC12_HT 0.1U/4/Y5V/16V/Z
VCC LG/OCSET 25V 2uH/20A/IEP109/D FB15
ISL6545CBZ/S VCCSBPHASE 1.2V@1.69A
BC101 Q62 250mA
2

0.1u/6/X7R/25V/K D 1 30/6/4A/S 1 3 VDDA25


Gi

R3182 R3183 + EC39 + EC25 4 2


VDDA25
10K/6 2.2/6 R3184 1000u/D/6.3V/8C/30m 1000u/D/6.3V/8C/30m 1
2.1K/4/1 L1117XG/SOT223/1A
G S C158 BC140
VCCSBL_G 1n/4/X7R/50V/K 0.1U/4/Y5V/16V/Z/X
1

R394
100/6 BC136
VREF IS 0.6v

+
Q430 0.1U/4/Y5V/16V/Z EC32
2SK3918/TO252/1300pF/7.5m R3185 100u/D/10V/57
2K/4/1
R395
1.25*(1+100/100)=2.5V 100/6
D42
R3203 8.66K/4/1 2
19 VCC_SB_OV1
3
0.6*(1+2.1K/2K)=1.23V
R3204 4.12K/4/1 1
19 VCC_SB_OV2
VCC_SB_OV1 VCC_SB_OV2 VCC_SB
A A
SOT23

BAT54A/SOT23/200mA/[10DK1-320054-12R] L X 1.30V
X L 1.40V
L L 1.50V

Title

NB/SB POWER,VCC12HT,VDDA25,VCC12Dual
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 33 of 36
5 4 3 2 1
5 4 3 2 1

3VDUAL
5VDUAL

5VSB +12V
5VDUAL 3VDUAL

R341
8.2K/4 2SK3918/TO252/1300pF/7.5m

8
U9A
R344 8.2K/4 Q30 5VDUAL C234
VCC 3 +
1 1 0.1u/4/Y5V/16V/Z
D D
2 - 2
R349 C176 KA393D/SO8 3
VCC 1
12.1K/4/1 1u/6/Y5V/10V/Z 3
C236 + EC40

4
2
R2853 AP9435K/SOT89/507pF/50m/[10IF5-509435-01R_10IFC-450603-01R] 1 R1735 1000u/D/6.3V/8C/30m
R2854 8.2K/4/X Q31 100/4/1
R351 1K/4/1 1K/4/1 P_GATE 1 0.1u/4/Y5V/16V/Z
5VSB 5VSB Q36
2 4

y ial
5VDUAL
3 L1085DG/TO252/5A
R339 C172 5VSB
1K/4/1 0.1u/6/Y5V/25V/Z 1 1 R1737
U9B + EC31 + EC24 169/4/1 1.25*(1+169/100)=3.36V

8
100u/D/10V/57 1000u/D/6.3V/8C/30m
R345 8.2K/4 5
+12V +
7
6 -
R353 C173 KA393D/SO8
2.74K/4/1 0.1u/6/Y5V/25V/Z

op ent
4
5VDUAL_GATE

3
5VSB

D
R366
1K/4/1 G S
SOT23 Q34
3

2N7002/SOT23/25pF/5 VDD_MEM +12V DDR18V


2

1
5VSB BC106
Q35 C180 0.1U/4/Y5V/16V/Z

t C id
1n/4/X7R/50V/K/X 2_5LEVEL DDR18V
SOT23
R350 8.2K/4 MMBT2222A/SOT23/600mA/40 R529 C217
2

18,28,32 -SLP_S3

2
100/6/1 U149B 1u/6/Y5V/10V/Z
2_5LEVEL R515 BC98 BC102
Q358 2_5LEVEL 2.2K/4/1

8
MMBT2907A/SOT23/-600mA/50 Q14 Q330 0.1U/4/Y5V/16V/Z 4.7U/8/Y5V/10V/Z
C
5VSB
1.5V DDR18V
C
1 P_GATE 1 5 2SK3918/TO252/1300pF/7.5m

R
+

no onf
+ EC33 R510 100/4 3VDUAL

3
3 7 VDD_MEM
3

2 Q96 100u/D/10V/57 6 U199


- 1
R2855 AP431N/SOT23/150mA LM358DR/SO8
5VSB 8.2K/4 R514 BC107 + EC41 1 8
BAW56/SOT23/300mA 3.4K/4/1 0.1U/4/Y5V/16V/Z 1000u/D/6.3V/8C/30m/X R3186 VIN VREF2

4
A
R2858 1K/4/1 SOT23 1K/4 2 7
GND ENABLE
3

R2856 D47
3 VREF1 VCNTL 6
68K/4/1 5VSB R518 13.7K/4/1/X 2
19 VDD_MEM_OV1
3V 3 R517 1K/4/1 4 5

GND
SOT23 R520 7.15K/4/1/X 1 R3187 DDRVTT VOUT BOOT_SEL
19 VDD_MEM_OV2
1K/4 BC99
2

R2857 C216 Q361

SOT23
100K/4/1 1u/6/Y5V/10V/Z MMBT2222A/SOT23/600mA/40 BAT54A/SOT23/200mA/[10DK1-320054-12R]/X W83310DG/SOP8 0.1U/4/Y5V/16V/Z

9
Do e C
1 1
5VDUAL + EC42 + EC43
VDD_MEM_OV1 VDD_MEM_OV2 VDD_MEM BC100 1000u/D/6.3V/8C/30m 1000u/D/6.3V/8C/30m
4 VIA to GND
L X 1.60V
0.1U/4/Y5V/16V/Z
X L 1.70V
L L 1.80V
y t 5VDUAL
gab
B B

BC29 L3 ATI for vcc3/vcc18 power ramp-up 2.1V


0.1U/6/Y5V/25V/Z 1.2uH/20A/PMU109/W/D

VCC3
0.047u/4/X7R/16V/K
C1401 R2794 20K/4/1
VCC18
10p/4/NPO/50V/J C1402 1 1
2

D BC44 + EC44 + EC45 U148


U99

2
1U/6/Y5V/10V/Z 1000u/D/6.3V/8C/30m 1000u/D/6.3V/8C/30m BAV99/SOT23/300mA
8 1 Q25 DDR18V
Gi

PHASE BOOT 2SK3918/TO252/1300pF/7.5m


7 2 PWM18_1 2.2/6 DDR18VU_G G S
32 DDR18V_EN COMP/SD UG 2_5LEVEL
1

6 3 R2799 +12V
FB GND C1404 DDR18V BC919

3
1.85V@20A

2
+12V R2802 5 4 R2803 0.1u/6/X7R/25V/K L4 1u/6/Y5V/10V/Z
VCC LG/OCSET 8.2K/4 25V 2uH/20A/IEP109/D R525
2.2/6 ISL6545CBZ/S DDR18V_PHASE 2.49K/4/1

8
5VDUAL BC933 1.8V U149A Q329
2

BAT54C/SOT23/200mA 0.1u/6/X7R/25V/K D 1 1 1 3 2SK3918/TO252/1300pF/7.5m


+ 32 VCC18_EN +
Q394 R2804 R2805 R2806 EC46 + EC47 + EC48 R511 100/4

3
1 VCC18
12K/6 Q26 2.2/6 3K/4/1 2 - 1
2SK3918/TO252/1300pF/7.5m BC142 WC18
G S 0.1U/4/Y5V/16V/Z/X R524 BC108 LM358DR/SO8 + EC28
DDR18VL_G C1405 7.15K/4/1 0.1U/4/Y5V/16V/Z 1000u/D/6.3V/8C/30m
1

4
1n/4/X7R/50V/K 0.01U/4/X7R/16V/K
VREF IS 0.6v R2810 1000u/D/6.3V/8C/30m
1000u/D/6.3V/8C/30m
1.43K/4/1 1000u/D/6.3V/8C/30m
R521 1K/4/1

D44
A R3207 13.3K/4/1 2 A
19 DDR18V_OV1
3
R3208 6.65K/4/1 1
19 DDR18V_OV2

0.6*(1+3K/1.43K)=1.859V
SOT23

BAT54A/SOT23/200mA/[10DK1-320054-12R]

DDR18V_OV1 DDR18V_OV2 DDR18V


L X 1.90V
X L 2.00V Title
L L 2.10V DDRII POWER , VCC18
Size Document Number Rev
C GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 34 of 36
5 4 3 2 1
5 4 3 2 1

3VDUAL
PCIE-1G LAN RTL8111C LR36:
RTL8101E/8102E -->X
3VDUAL AVDD18 VDD15 RTL8111C-->O
1
+ LEC7 LBC35 LBC36 LBC51
XTALI_P 100u/D/10V/57 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z

LR23 LR36 LR25 LR26 LX1


1/6 1/6 1/6 1/6/X XTALO_P
LR33:0/6 DISABLE SWICHING REG
25M/20p/30ppm/49US/20/D
D D
LBC61 LBC62 LC2 LC1 LFB9
0.1u/4/Y5V/16V/Z 22u/8/X5R/6.3V/M 27p/4/NPO/50V/J 27p/4/NPO/50V/J 0/8/X
CTRL15
LR33 0/6/X
LED_ACT_TXRX VDD15 VDD18

y ial
1u/6/Y5V/10V/Z LBC39 LED_LINK100
0.1u/4/Y5V/16V/Z LBC40 VDD15 LFB8 0/8
LED_LINK1000
1
LR16 OGPIO +
2.49K/4/1 LBC49
LR16: 22u/8/X5R/6.3V/M

VDD15_18
XTALO_P
AVDD33

3VDUAL
XTALI_P
CTRL15
RTL8101E-->2K/4/1

VDD15

VDD15
Dual Color LED

op ent
RSET
RTL8111C/8102E-->2.49K/4/1 LBC45 LBC46 LBC47 LBC48 LBC50
D4 D3 LBC44 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z
Green
LU1 64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
D4 D3

LED1
LED2
LED3
RSET
VCTRL15
GVDD
CKTAL2
CKTAL1
AVDD33
VDD15
LED0

VDD33
VDD15

VDD15
NC
NC
Orange 3VDUAL AVDD33

CTRL18 1 48 EESK
VCTRL18 EESK

t C id
AVDD33 2 47 EEDI_AUX LFB6 0/8/SHT/X
LR29 P_MDI0+ AVDD33 EEDI 3VDUAL
3 MDIP0 VDD33 46 LL1/LFB10 CO-LAYOUT CLOSE
1/6/X P_MDI0- 4 45 Single Color LED LBC65
AVDD18 FB12 MDIN0 EEDO LBC53 0.1u/4/Y5V/16V/Z
5 AVDD18 EECS 44
P_MDI1+ 6 43 VDD15 VCC3 D2 D1 0.1u/4/Y5V/16V/Z
C P_MDI1- MDIP1 VDD15 LR37 LFB10 C
7 MDIN1 NC 42
AVDD18 8 41 1/6/X VDD15 Yellow
AVDD18 VDD1

no onf
P_MDI2+ 9 40
P_MDI2- MDIP2 NC LR20 LR17 0/8/X
10 MDIN2 NC 39
AVDD18 11 38 VDD15 100/4/X 1K/4/1 CHOKE4U7-500MA
P_MDI3+ AVDD18 VDD15 3VDUAL
12 MDIP3 VDD33 37
P_MDI3- 13 36 ISOLATEB
MDIN3 ISOLATEB ISOLATEB 28
AVDD18 14 35 LR32 LL1
VDD15 15
AVDD18 NC
34 LR31 P35-152-19W9 0/6/SHT/X 4.7uH/0.5A/2520/S
LANWAKEB

REFCLK_N

VDD15 NC
REFCLK_P

3VDUAL 16 33 1/6/X VDD15 LR18 FB12 CTRL18


VDD33 VDD15
PERSTB

EVDD18

EVDD18

15K/4/1
VDD15

VDD15
EGND

EGND

HSON
EGND
HSOP

LL1/LBC64/LBC63
HSIN
HSIP
NC
NC

CLOSE LU1 PIN1

Do e C
65

17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

RTL8111C-VCO-GR/QFN64 LBC63 LBC64


0.1u/4/Y5V/16V/Z 22u/8/X5R/6.3V/M
U4 U3 U2 U1
VDD18

VDD18

AVDD18 VDD18
VDD15

VDD15

U8 U7 U6 U5 LFB7
RTL8102E LFB7-->X 0/8
-PCIE_WAKE VDD18
18,21 -PCIE_WAKE L1 L3 L5 L7 L9
PCIE_RST-
18,21,28 PCIE_RST- L2 L4 L6 L8 L10 LBC54 LBC55 LBC56 LBC57 LBC59 LBC58

12 ML_OP
12 ML_ON
16 SRCCLK_LAN
16 -SRCCLK_LAN
ML_OP
ML_ON
SRCCLK_LAN
-SRCCLK_LAN
y t D1 D2 D3 D4
0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z 0.1u/4/Y5V/16V/Z 4.7u/8/Y5V/10V/Z
gab
B B
FOR 93C46 OR BIOS DETECT
ML_IP LC3 0.1U/4/X5R/10V/K LR7 0/4/SHT/X LR35 8.2K/4
12 ML_IP 3VDUAL
ML_IN LC4 0.1U/4/X5R/10V/K LED_GREEN LED_LINK100 RTL8102E -->X
12 ML_IN YELLOW ORANGE GREEN
(+,-) (-,+) EESK
CLOSE LAN CHIP EEDI_AUX
-PCIE_WAKE LBC34 100p/4/NPO/50V/J/X

LR19 3.6K/4
3VDUAL
Gi

RTL8101E :L1+L10-->AVDD18+0.1U(BIOS DISABLE MDI-X FUNCTION)


USB_LAN CONNECTOR RTL8101E:LR38/LC5/LR43/LC6-->O USB_LAN
RTL8102E:LC5/LC6-->O 1G :USB+LAN/1G/GO,Y/OS/RA/D/1
RTL8111C:LC6-->O 100M:USB+LAN/100/GO,Y/OS/RA/D/1 FUSEVCC
3VDUAL
R3161 150K/4
-USBOC_R1 18
LR38 1/6/X LR28 1
AVDD18 EMI +
USB_LAN LFB4 EC49 R3162
RTL8102E -->X LC5 0.1u/4/Y5V/16V/Z/X 0/6/SHT/X 100u/D/10V/57 270K/4
L1 D1 LED_ACT_TXRX
P_MDI0+ L2 0/6/SHT/X
P_MDI0- L3 D2 LR13 150/6
P_MDI1+ L4
P_MDI1- L5 LBC33 -USBP2
18 -USBP2
P_MDI2+ L6 D3 LED_GREEN LR14 150/6 0.1u/6/Y5V/25V/Z/X +USBP2
18 +USBP2
P_MDI2- L7 -USBP3
18 -USBP3
LR39 LR40 LR41 LR42 P_MDI3+ L8 D4 LED_LINK1000 LR15 150/6 +USBP3
A 18 +USBP3 A
49.9/6/1/X 49.9/6/1/X49.9/6/1/X 49.9/6/1/X P_MDI3- L9
LR43 1/6/X L10 U1
AVDD18 FUSEVCC
U2 -USBP2 ESD5
LC6 0.01u/4/X7R/16V/K U3 +USBP2 FUSEVCC
LC7 LC8 UP U4 LBC26 -USBP2 1 6 -USBP3
0.01u/4/X7R/16V/K/X 0.01u/4/X7R/16V/K/X LC6: U5 0.1u/6/Y5V/25V/Z
U6 -USBP3 2 5 FUSEVCC
100M:0.1U U7 +USBP3 1
1G:0.01U + LEC4 +USBP2 4 +USBP3 Title
CLOSE LAN CHIP DOWN U8 3
1000u/D/6.3V/8C/30m
REALTK RTL8111C/8101E
USB+LAN/1G/GO,Y/OS/RA/D/8C CM1293A-04SO/S/X Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
EC要靠近USB_PORT的FUSEVCC
Date: Friday, February 26, 2010 Sheet 35 of 36
5 4 3 2 1
8 7 6 5 4 3 2 1

TI_DVDD
IFB1 0/8/SHT/X
IR29 0/6/SHT/X TI_PLLVDD
VCC3 TI_DVDD

4
INTEL CONNECTOR
IQ1
IBC1 IBC8 IBC12 IBC5 IBC3 IBC15 IBC11
0.1u/6/Y5V/25V/Z 0.1u/6/Y5V/25V/Z 0.1u/6/Y5V/25V/Z 0.1u/6/Y5V/25V/Z 0.1u/6/Y5V/25V/Z 1u/6/Y5V/10V/Z 0.01u/4/X7R/25V/K TI_VDDP +12V_BUS F_1394_1
TPA1+ 1 2 TPA1-
1394 FOR
TI_VDDP AD[0..31]

1
2
3
1394 FOR ESD AD[0..31] 17,22 3 4
TPB1+ TPB1-
ESD 78L05/SOT89/0.1A BUSVCC1
5
7
6
8 BUSVCC1
TI_VCC5 TI_DVDD IBC27 10
IFB2 22u/8/X5R/6.3V/M
D
TI_DVDD 0/8/SHT/X BH/2*5K9/GY/2.54/VA D

TI_VCC5

TPB1- IR15 56.2/4/1 IR16 5.11K/4/1

116

111
123

103
IBC14 IBC6 IBC9 IBC4 IBC7 IBC2 IBC13 IBC10 TPB1+ IR17 56.2/4/1

16
30
46

19
27
40
56
65

68

70
72
81
85
90
93
98
3

7
0.1u/6/Y5V/25V/Z 0.1u/6/Y5V/25V/Z 0.1U/4/Y5V/16V/Z 0.1u/6/Y5V/25V/Z IC5 220p/4/NPO/50V/J

y ial
VDDP1
VDDP2
VDDP3
VDDP4
VDDP5

DVDD1
DVDD2
DVDD3
DVDD4
DVDD5
DVDD6
DVDD7
DVDD8
PHY_TEST_MA

AVDD1
AVDD2
AVDD3
AVDD4
AVDD5
AVDD6
AVDD7
PLLVDD
0.1u/6/Y5V/25V/Z 0.1u/6/Y5V/25V/Z 0.1u/6/Y5V/25V/Z 0.1u/6/Y5V/25V/Z TPA1- IR18 56.2/4/1 TPBIAS1
105 IC12 12p/4/NPO/50V/J TPA1+ IR19 56.2/4/1
XI IC6
1u/6/Y5V/10V/Z
AD0 52 IX1
AD1 PCI_AD0 IC13 12p/4/NPO/50V/J
N/A EEPROM 50 PCI_AD1
BUSVCC0 AD2 49
AD3 PCI_AD2 24.576M/20P/30PPM/49US/40/D

op ent
48 PCI_AD3 XO 106
IF1 +12V_BUS +12V AD4 47 BUSVCC1
AD5 PCI_AD4 -PPCIRST
1 2 45 PCI_AD5 G_RST 110
ID1 AD6 44
BUSVCC1 SR32/SMB/3A AD7 PCI_AD6
42 PCI_AD7
SMD1812P260/12V AD8 39 IC14
IF2 AD9 PCI_AD8 1n/4/X7R/50V/K/X BC41
38 PCI_AD9
1 2 SDA AD10 37 0.1u/4/Y5V/16V/Z
1 SCL AD11 PCI_AD10
35 PCI_AD11
+ IEC1 AD12 34 99 IR28 6.34K/4/1
SMD1812P260/12V 470u/D/16V/8C/36m IR30 IR31 AD13 PCI_AD12 R1
33 PCI_AD13

t C id
220/4 220/4 AD14 31
AD15 PCI_AD14
29 PCI_AD15 R0 100
AD16 14
AD17 PCI_AD16 TPBIAS0
13 PCI_AD17 TPBIAS0 79
AD18 11 78 TPA0+
C AD19 PCI_AD18 TPA0+ TPA0- C
10 PCI_AD19 TPA0- 77
AD20 9 75 TPB0+
PCI_AD20 TPB0+

no onf
AD21 8 74 TPB0-
AD22 PCI_AD21 TPB0- TPBIAS1
6 PCI_AD22 TPBIAS1 88
SESD6 AD23 5 87 TPA1+
AD24 PCI_AD23 TPA1+ TPA1-
128 PCI_AD24 TPA1- 86
+USBP0 1 6 -USBP1 AD25 127 83 TPB1+
AD26 PCI_AD25 TPB1+ TPB1-
125 PCI_AD26 TPB1- 82
2 5 FUSEVCC AD27 124 96
AD28 PCI_AD27 TPBIAS2
122 PCI_AD28 TPA2+ 95
-USBP0 3 4 +USBP1 AD29 121 94
AD30 PCI_AD29 TPA2-
120 PCI_AD30 TPB2+ 92
AD31 118 91
-USBP0 CM1293A-04SO/S/X PCI_AD31 TPB2-

Do e C
18 -USBP0
+USBP0 41 69 CPS IR12 390K/4 +12V_BUS
18 +USBP0 17,22 -C_BE0 PCI_C/BE0 CPS
-USBP1 28
18 -USBP1 17,22 -C_BE1 PCI_C/BE1
+USBP1 15 55 CYCLEIN IR6 8.2K/4
18 +USBP1 17,22 -C_BE2 PCI_C/BE2 CYCLEIN TI_DVDD
17,22 -C_BE3 2 PCI_C/BE3
PC0 64 TI_DVDD
17,22 PAR 26 PCI_PAR PC1 63
17,22 -FRAME 17 PCI_FRAME PC2 62
17,22 -IRDY 18 PCI_IRDY
20 54 IR9 220/4
17,22 -TRDY PCI_TRDY CYCLEOUT
17,22 -DEVSEL 21 PCI_DEVSEL REG_EN 107
ESATA_1394_USB 22 108 IR25 8.2K/4

FUSEVCC
-USBP0
+USBP0
U1
U2
U3
U4
VCC
D0-
D0+
GND
1

5
USBx2
2

6
3

7
4

8
VCC
D1-
D1+
GND
U5
U6
U7
U8
-USBP1
+USBP1
FUSEVCC
y t 17,22 -STOP

17,22
17,22
17,22
17,22
-REQ2
-GNT2
-PERR
-SERR
AD30 4

115
114
24
25
PCI_STOP
PCI_IDSEL

PCI_REQ
PCI_GNT
PCI_PERR
PCI_SERR
PCI_CLKRUN

REG18_1
REG18_2

GPIO2/TEST0
GPIO3/TEST1
61
126

58
57
IC1
IC10

IR1
IR2
0.1u/6/Y5V/25V/Z
0.1u/6/Y5V/25V/Z

220/4
220/4
gab
B BC5 B
0.1u/6/Y5V/25V/Z 112 101 IC11 0.1u/6/Y5V/25V/Z
1394 17 1394CLK PCI_PCLK FILTER0
T2 TPB0- 102
TPB- TPB0+ FILTER1
BUSVCC0 T1 V12 TPB+ T5
2 4 6 53 67 IR10 8.2K/4
17,22 -PPCIRST PCI_RST CNA TI_DVDD
BC4 T3 TPA0- 109
1 3 5 TPA- 17,22 -INTC PCI_INTA
0.1u/6/Y5V/25V/Z T4 T6 TPA0+ IR27 0/4/X 117 60 SDA
GND TPA+ 18,22 -PCIPME PCI_PME SDA
59 SCL
SCL
DGND10
104 PLLGND
eSATA IC2 IC9 REQ/GNT[2]
DGND1
DGND2
DGND3
DGND4
DGND5
DGND6
DGND7
DGND8
DGND9

AGND1
AGND2
AGND3
AGND4
AGND5
AGND6
AGND7
7 6 5 4 3 2 1 P1
GND INT[C]
19 SATA5RXNC P5 RX- TX+ P2 SATA5TXPC 19
Gi

P6 P3 1n/4/X7R/50V/K/X 22p/4/NPO/50V/J/X IDSEL[AD30]


19 SATA5RXPC RX+ TX- SATA5TXNC 19
IU2
113
119

P7 P4
12
23
32
36
43
51
66

71
73
76
80
84
89
97
GND GND
V16
V15
V14
V13

TSB43AB23PDT/S
1
G4
G3
G2
G1

USB+1394+eSATA/8P+6P+7P/YL/OS/RA/D/GF

TPB0- IR7 56.2/4/1 IR8 5.11K/4/1


TPB0+ IR11 56.2/4/1
IC3 220p/4/NPO/50V/J
UR4
EMI
A
TPA0- IR13 56.2/4/1 TPBIAS0 A
TPA0+ IR14 56.2/4/1
IC4
1u/6/Y5V/10V/Z 0/6/SHT/X

Title
TI TSB43AB23 1394A
Size Document Number Rev
Custom GA-MA785GM-US2H 1.3
Date: Friday, February 26, 2010 Sheet 36 of 36
8 7 6 5 4 3 2 1

You might also like