iam Example 5.33 : Design the modulo-11 counter using 74X163 Solution : Although the 74X163 is a modulo-16 counter, it can be made to count in a modulus less than 16 by using the CLR or LD input to shorten the normal counting sequence. The Fig. 5.69 shows circuit connections for modulo-11 counter. Here, load input 4s activated upon activation of RCO (ripple-carry-output). Since load input is adjusted to state 5, counter counts from 5 to 15 and then starts at 5 again, for a total of 11 states per counting cycle. 74x163 Fig. 5.69 Modulo-11 counter using (D inputmmm Example 5.34 : Design an excess-3 decimal counter using 74X163, Solution : An excess-3. decimal counter should start counting from count 3 (binary 0011) and count upto count 12 (binary 1100). Starting count is adjusted by loading 0011 at load inputs. To recycle count from 1100 to 0011, Q, and Q, output are connected as inputs for 2-input NAND gate. Thus, NAND gate detects state 1100 and forces 0011 to be loaded as the next state. The Fig. 572. shows resulting timing waveform. R + 5VO-AW 74x163 ctock: Fig. 5.71 Excoss-3 decimal countor using TAX163 Fig. 5.72 Timing waveforms for an excess-3 decimal counter using 74X163im) Example 6.35 ; Design a modulo-€0 counter using 74X163 ICs, Solution : A binary counter with a modulus greater than 16 can be built by cascading 74X163s. When counters are cascaded, CLK, CLR and LD of all the 74X163s are connected in parallel, so that all of them count or are cleared or loaded at the same time. The RCO signal drives the ENT input of the next counter. The Fig. 7.73 shows modulo-60 counter. To have a modulo 60 count we need at least G-bit counter, thus two 74X169s are cascaded. Counter is designed to count from 196 to 255. the MAXCNT signal detects the state 255 and stops the counter until GO is asserted. When GO is asserted the counter is reloaded with 196 (binary 1100 0100) and counts upto 255. To enable counting, CNTEN is connected to the ENP inputs in parallel. A NAND gate asserts RELOAD to go back to state 196 only if GOis asserted and the counter is in state 255. (Fig, 5.73 see on next page) +sv axis ao a aR Bb ENP ENT Lock oA 2 RESET- Os Qy] Ue Q,| { of, 0, ~e—,_ouen so = RCO} axis MAXCNT Fig, 5.73 Modulo-60 counter using two 74X163s