Professional Documents
Culture Documents
DT027G Datorarkitektur-English
DT027G Datorarkitektur-English
DT027G Datorarkitektur-English
Computer architecture
Structure and data manipulation
Jimmy Åhlander
2023-09-04
jimmy.ahlander@miun.se 1
Machine Translated by Google
Agenda
• Computer architecture.
– Processor (CPU).
- Memories.
– Prefixes and their meaning.
• Machine code.
2
Machine Translated by Google
Computer architecture
von Neumann architecture
3
Machine Translated by Google
The processor
Central Processing Unit (CPU)
• Arithmetic Logic Unit (ALU).
- Perform the work.
- Specialized.
– Program counter (PC).
– Instruction register (IR).
4
Machine Translated by Google
Memories
Minneshierarchy
• Primary memory.
– Working memory. Called casually RAM memory.
• Secondary mine.
– Hard drives, solid-state drive (SSD), flash memory. •
Cache memory.
– Temporary storage between memory and registers in the
CPU. • Registry.
5
Machine Translated by Google
Primary memory
Working memory
6
Machine Translated by Google
7
Machine Translated by Google
Secondary mine
Storage memory
• Differences from primary
memory: – Slower.
– Retains memory without power.
- Stores more cheaper.
• Storage principles: –
Magnetism: hard drives, floppy disks.
– Optical: CD, DVD.
– Electrostatic: Flash, SSD.
8
Machine Translated by Google
• SI is followed in:
– data transfer (100 – = 108 ),
9
Machine Translated by Google
10
Machine Translated by Google
11
Machine Translated by Google
Machine code
• Machine code:
– Op-code Instruction
– Operand Data that the instruction operates on
12
Machine Translated by Google
Machine code
Central Processing Unit (CPU)
• Machine code:
– Op-code Instruction
– Operand Data that the instruction operates on
For example. store the contents of register 0x5 at memory address 0xA7.
13
Machine Translated by Google
Machine code
Machine instructions
• Data transfer:
– LOAD, STORE.
• Flow control:
– JUMP, BRANCH.
14
Machine Translated by Google
Machine code
Example: Add two numbers
Example:
1. Get the first number into a register.
2. Get the second number into another register.
3. Tell the ALU to add the registers to a third register.
15
Machine Translated by Google
16
Machine Translated by Google
17
Machine Translated by Google
18
Machine Translated by Google
19
Machine Translated by Google
20
Machine Translated by Google
• Buses:
– Address, data, control.
• von Neumann
bottleneck.
• Enlarge?
• Cache
memories. • Branch prediction.
21
Machine Translated by Google
22
Machine Translated by Google
– Parallelization.
– Determinism and Amdahl's law.
23
Machine Translated by Google
24
Machine Translated by Google
Computer architecture
Summary
• The structure of the computer.
• The internal workings of the processor.
25