Download as pdf or txt
Download as pdf or txt
You are on page 1of 3

DIGITAL LOGIC DESIGN LAB

BS.ELETRONIC ENGINEERING 3RD SEMESTER


(MORNING)
TITTLE: Familiarization with Basic Logic Gates and their
Function

Student Name: Maha Rubab

Registration No.2022-BEE-003

Teaching Faculty
MAM.KHUSHBAKHT (Course Coordinator)

MAM.MEHWISH (Lab instructor)


DIGITAL LOGIC DESIGN LAB
BS.ELETRONIC ENGINEERING 3RD SEMESTER
(MORNING)
TITTLE: Working with Universal Gates

Student Name: Maha Rubab

Registration No.2022-BEE-003

Teaching Faculty
MAM.KHUSHBAKHT (Course Coordinator)

MAM.MEHWISH (Lab instructor


DIGITAL LOGIC DESIGN LAB
BS.ELETRONIC ENGINEERING 3RD SEMESTER
(MORNING)
TITTLE: Implementation of XOR and XNOR using
Universal Gates

Student Name: Maha Rubab

Registration No.2022-BEE-003

Teaching Faculty
MAM.KHUSHBAKHT (Course Coordinator)

MAM.MEHWISH (Lab instructor

You might also like