Download as pdf or txt
Download as pdf or txt
You are on page 1of 27

EEB443 ASSIGNMENT 1 - MARCH27, 2023

Please submit only the score sheet which is provided with this exercise. Answers should be roman numerals/phrases as is appropriate.
Submit assignment 1 by March31, 2023. Submit to Teams, link will be provided.

Question 1
A digital synchronous counter has the count sequence 3,2,4,6,5,1,2. Follow the design guidelines set below.
a) Choose the correct JK excitation table. (3 marks)

Qn,Qn+1 J,K Qn,Qn+1 J,K Qn,Qn+1 J,K Qn,Qn+1 J,K Qn,Qn+1 J,K Qn,Qn+1 J,K
1,0 0,X 0,0 0,X 0,0 0,X 0,0 0,X 0,0 0,X 0,0 1,X
0,1 1,X 0,1 1,X 0,1 1,X 0,1 1,0 0,1 1,X 0,1 0,X
0,0 X,1 1,0 X,1 1,0 X,1 1,0 X,1 1,1 X,1 1,0 X,1
1,1 X,0 1,1 X,0 1,1 0,X 1,1 X,0 1,0 X,0 1,1 X,0

(i) (ii) (iii) (iv) (v) (vi)

Choose the correct Items b) to h), which are the components that form the truth table of the digital synchronous counter.
b) State S0 transition (2 marks)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S0 000 S1 001 0,X 0,X 1,X 3 0,1,0 S0 000 S1 101 0,X 0,X 1,X 3 0,1,1

(i) (ii)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S0 000 S1 001 1,X 0,X 1,X 3 0,1,1 S0 000 S1 001 0,X 0,X 1,X 3 0,1,1

(iii) (iv)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S0 000 S1 001 0,X 0,X 0,X 3 0,1,1 S0 000 S1 001 1,X 0,X 1,X 3 0,1,1

(v) (vi)
EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB
c) State S1 transition (2 marks)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S1 001 S2 010 0,X 1,X X,1 2 0,1,0 S1 001 S3 011 0,X 1,X X,1 2 0,1,0
(i) (ii)

PS NS JK CONTROLS OUTPUTS
PS NS JK CONTROLS OUTPUTS
ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S1 001 S2 010 X,0 1,X X,1 2 0,1,0
S1 001 S2 010 0,X 1,X 1,1 2 0,1,0
(iii)
(iv)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S1 001 S2 010 0,X 1,X X,1 3 1,1,0 S1 001 S2 010 0,X 1,X X,0 2 0,1,0
(v) (vi)

d) State S2 transition (2 marks)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S2 010 S4 100 0,X X,0 1,X 4 1,0,0 S2 010 S3 011 0,1 X,0 1,X 4 1,0,0
(i) (ii)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S2 010 S3 011 0,X 1,0 1,X 4 1,0,0 S2 010 S3 011 0,X X,0 0,X 4 1,0,0
(iii) (iv)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S2 010 S3 011 0,X X,0 X,1 4 1,0,0 S2 010 S3 011 0,X X,0 1,X 4 1,0,0
(v) (vi)
EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB
e) State S3 transition (2 marks)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S3 011 S4 100 1,X X,1 X,1 6 1,1,1 S3 011 S4 100 0,X X,1 X,1 6 1,1,0
(i) (ii)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S3 011 S4 100 1,X X,1 X,1 6 1,1,0 S3 011 S4 100 1,X X,1 X,1 6 0,1,0
(iii) (iv)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S3 011 S4 100 1,X 1,X X,1 6 1,1,0 S3 011 S2 010 1,X X,1 X,1 6 1,1,0
(v) (vi)

f) State S4 transition (2 marks)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S4 100 S5 101 X,0 0,X 1,X 5 1,0,1 S4 100 S5 101 X,1 0,X 1,X 5 1,0,1

(vi) (v)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S4 100 S5 101 X,0 0,X 1,X 5 1,1,1 S4 100 S5 101 X,1 0,X 1,X 5 1,0,1

(iv) (iii)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S4 100 S5 101 X,0 0,X X,1 5 1,0,1 S4 100 S5 101 1,0 0,X 1,X 5 1,0,1

(ii) (i)

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


g) State S5 transition (2 marks)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S5 101 S6 110 X,0 1,0 X,1 1 0,0,1 S5 101 S6 110 1,X 1,X X,1 1 0,0,1
(i) (ii)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S5 101 S4 100 X,0 1,X 1,X 1 0,0,1 S5 101 S6 110 X,0 1,0 X,1 1 0,0,1
(iii) (iv)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S5 101 S6 110 X,0 1,X X,1 1 0,0,1 S5 101 S6 110 X,1 1,X X,1 1 0,0,1
(v) (vi)

h) State S6 transition (2 marks)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S6 110 S0 000 X,1 X,1 1,X 2 0,1,0 S6 110 S0 000 X,1 X,0 0,X 2 0,1,0

(i) (iv)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S6 110 S0 000 X,1 X,1 1,X 2 0,1,0 S6 110 S0 000 X,0 X,1 0,X 2 0,1,0

(ii) (v)

PS NS JK CONTROLS OUTPUTS PS NS JK CONTROLS OUTPUTS


ABC A’B’C’ JAKA JBKB JCKC dec L,M,N ABC A’B’C’ JAKA JBKB JCKC dec L,M,N
S6 110 S0 000 X,1 X,1 0,X 2 0,1,0 S6 110 S1 001 X,1 X,1 0,X 2 0,1,0

(iii) (vi)
EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB
For i), use JK maps to find minimized equations for JK inputs JA, KA, JB, KB, JC, KC, and L,M,N. (18 marks)

j) Design for the unused state. (5 marks)

PS Calculated JK Calculated Calculated PS Calculated JK Calculated Calculated


CONTROLS OUTPUTS NS CONTROLS OUTPUTS NS
ABC JAKA JBKB JCKC dec L,M,N AD,BD,CD ABC JAKA JBKB JCKC dec L,M,N AD,BD,CD
S7 111 1,1 1,1 0,0 3 0,1,1 S0 0, 0, 0 S7 111 1,1 1,1 0,1 3 1,1,1 S0 0, 0, 0
(vi) (v)

PS Calculated JK Calculated Calculated PS Calculated JK Calculated Calculated


CONTROLS OUTPUTS NS CONTROLS OUTPUTS NS
ABC JAKA JBKB JCKC dec L,M,N AD,BD,CD ABC JAKA JBKB JCKC dec L,M,N AD,BD,CD
S7 111 1,1 1,1 0,1 3 X,X,X S0 0, 0, 0 S7 111 1,1 1,1 1,1 3 0,1,1 S0 0, 0, 0
(iv) (iii)

PS Calculated JK Calculated Calculated PS Calculated JK Calculated Calculated


CONTROLS OUTPUTS NS CONTROLS OUTPUTS NS
ABC JAKA JBKB JCKC dec L,M,N AD,BD,CD ABC JAKA JBKB JCKC dec L,M,N AD,BD,CD
S7 110 0,1 0,1 0,1 3 0,1,1 S0 0, 0, 0 S7 111 1,1 1,1 0,1 3 0,1,1 S0 0, 0, 0
(ii) (i)

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


k) Draw the logic diagram of the resulting circuit after designing for the unused states. (6 marks).

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


Question 2
A sequential network has one input and one output. The output becomes 1 and remains 1 thereafter when at least one 1 and three 0’s have occurred as inputs,
regardless of order of occurrence. Draw the resulting FSM. Present your solution using the following guideline.

a) The input sequences which results in an output are; (4 marks)

(i) 0,0,0,1 (ii) 0,1,1,1 (iii) 1,0,0,0 (iv) 0,1,0,1 (v) 0,0,1,0 (vi) 0,1,0,0 (vii) 1,0,0,1 (viii) 1,0,1,0

b) Choose the correct FSM for the system described above. (6 marks).

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


Question 3
It is required to re-design the JK logic using D f/f. Follow the guidance that is given.

Figure Q3

a) For the logic circuit given in figure Q3, obtain next state equations , JA, KA, JB, KB, and output equations LATCH, TRIG, SIREN. (7 marks)

From b) to e), derive the original truth table.

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


b) Select the correct truth table for state 00 (4 marks)

PS INPUTS JK Controls NS OUTPUTS PS INPUTS JK Controls NS OUTPUTS


(AB) Sound Delay JA KA JB KB (ADBD) LATCH TRIG SIREN (AB) Sound Delay JA KA JB KB (ADBD) LATCH TRIG SIREN
0 1 01 0 1 01
0 1 1 0 1 1
1 0 1 0
00 0 1 1 0 00 0 1 1 0
0 1 10 0 1 00
1 0 0 1 0 0
1 0 1 0
(i) (iii)

PS INPUTS JK Controls NS OUTPUTS PS INPUTS JK Controls NS OUTPUTS


(AB) Sound Delay JA KA JB KB (ADBD) LATCH TRIG SIREN (AB) Sound Delay JA KA JB KB (ADBD) LATCH TRIG SIREN
0 1 01 0 1 01
0 1 0 0 1 1
1 0 1 0
00 0 1 1 0 00 1 1 1 0
0 1 00 0 1 00
1 0 0 1 0 0
1 0 1 0
(ii) (iv)

c) Select the correct truth table for state 01 (4 marks)

PS INPUTS JK Controls NS OUTPUTS PS INPUTS JK Controls NS OUTPUTS


(AB) Sound Delay JA KA JB KB (ADBD) LATCH TRIG SIREN (AB) Sound Delay JA KA JB KB (ADBD) LATCH TRIG SIREN
0 1 0 1
0 1 0 1
1 0 1 1
01 1 1 10 0 0 0 01 1 1 10 0 0 0
0 1 0 1
1 0 1 0
1 0 1 0
(iv) (iii)

PS INPUTS JK Controls NS OUTPUTS PS INPUTS JK Controls NS OUTPUTS


(AB) Sound Delay JA KA JB KB (ADBD) LATCH TRIG SIREN (AB) Sound Delay JA KA JB KB (ADBD) LATCH TRIG SIREN
0 1 0 1
0 1 0 1
1 0 1 0
01 1 1 10 0 0 1 01 1 1 10 0 0 0
0 1 0 1
1 0 1 0
1 0 1 1
(ii) (i)
EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB
d) Select the correct truth table for state 10 (4 marks)

PS INPUTS JK Controls NS OUTPUTS PS INPUTS JK Controls NS OUTPUTS


(AB) Sound Delay JA KA JB KB (ADBD) LATCH TRIG SIREN (AB) Sound Delay JA KA JB KB (ADBD) LATCH TRIG SIREN
0 1 00 0 0 1 00 0
0 0
1 0 10 1 1 0 10 1
10 0 0 1 1 0 10 0 1 1 1 0
0 1 00 0 0 1 00 0
1 1
1 1 10 1 1 0 10 1
(iv) (iii)
PS INPUTS JK Controls NS OUTPUTS PS INPUTS JK Controls NS OUTPUTS
(AB)
PS Sound Delay
INPUTS JA JKKControls
A JB KB (ADBD)
NS LATCH OUTPUTS
TRIG SIREN (AB)
PS Sound Delay
INPUTS JA JK KControls
A JB KB (ADBD)
NS LATCH OUTPUTS
TRIG SIREN
0
(AB) Sound Delay JA 1
KA JB KB (ADBD) LATCH TRIG SIREN (AB) Sound 0
Delay JA 1
KA JB1 KB (ADBD) LATCH TRIG SIREN
0 1 0
1
0 0
1 00 0 01 11 00 10
01 0 1 1 10 0 0 0 01 0 1 1 10 0 0
0
1 1
0 10 1 10 01 10 1
10 1 0 0 1 1 0 10 1 0 0
0 1 1 0
1
0 0
1 00 0 01 10 00 0
1 1
1 0 (i) 10 1 1 0 (ii) 10 1
(ii) (i)
PS INPUTS JK Controls NS OUTPUTS
(AB) Sound Delay JA KA JB KB (ADBD) LATCH TRIG SIREN
e) Select the correct truth table for state 11 (4 marks) 0 1
0 1
1 0
01 1 1 10 0 0 0
PS INPUTS JK Controls NS OUTPUTS PS 0 JK 1Controls
1 INPUTS 0 NS OUTPUTS
(AB) Sound Delay JA KA JB KB (ADBD) LATCH TRIG SIREN 1
(AB) Sound Delay JA K1A JB KB (ADBD) LATCH TRIG SIREN
0 1 00 0 0 1 (iv) 00 0
0 0
1 0 10 1 1 0 10 1
11 1 0 1 0 0 11 1 0 1 0 0
0 1 00 0 0 1 00 0
1 1
1 0 10 1 1 0 10 1
(i) (iii)
PS INPUTS JK Controls NS OUTPUTS PS INPUTS JK Controls NS OUTPUTS
(AB)
PS Sound Delay JA JKKControls
INPUTS A JB KB (ADBD)
NS LATCH OUTPUTS
TRIG SIREN (AB)
PS Sound Delay
INPUTS JA JK KControls
A JB KB NS (ADBD) LATCH OUTPUTS
TRIG SIREN
0 1
(AB) Sound Delay JA KA JB KB (A00
DBD) LATCH TRIG 0
SIREN (AB) Sound 0
Delay JA 1 00
KA JB KB (ADBD) LATCH TRIG 0
SIREN
0 0
1
0 0
1 10
00 1
0 01 10 10
00 01
10 0 0 0 1 1 0 10 0 0 1 1 1 0
0
1 1
0 00
10 0
1 10 01 00
10 10
11 1 1 0 1 0 0 11 1 1 0 1 0 0
1
0 1 10
00 1
0 01 10 10
00 01
1 1
1 0 (iii) 10 1 1 0 (iii) 10 1
PS INPUTS JK Controls
(ii) NS OUTPUTS PS INPUTS JK Controls (iv) NS OUTPUTS
(AB) Sound Delay JA KA JB KB (ADBD) LATCH TRIG SIREN (AB)
PS Sound Delay
INPUTS JA JK KControls
A JB KB NS (ADBD) LATCH OUTPUTS
TRIG SIREN
0
EEB443 CA Components 2023. 1 (AB) Sound 0
Delay JA K1A I. JZibani,
Mr. KB Electrical
(ADBD) department,
LATCH TRIG FET, UB
SIREN
0 1 0 B1
1 0 01 11 00 10
01 1 1 10 0 0 0 01 0 1 1 10 0 0
0 1 10 01 10 1
1 0 10 1 0 00 1 1 0
f) Choose the original FSM (5 marks).

g) What is the possible don’t care state? Give your reason. (2 marks)

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


h) Choose the correct Composite K Map for D f/f next state equations. (5 marks).

i) Give expressions for the next state equations. (4 marks).

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


j) Choose the correct redesign of the logic circuit using D flip-flops (4 marks).

k). Compare the two logic diagrams and comment (2 marks).

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


Question 4.
You are required to simplify the Boolean equation, F(ABCDE)=∑(3,4,7,8,9,10,14,20,25)+∑X(26,27,30,31), using first order VEM. Use the following solution guide lines.

a) Choose the correct number line. (2 marks)

FUNCTION RESULT (i)


Number Line 0,1, 2,3, 4,8, 6,7, 8,9, 10,11, 12,13, 14,15, 16,17, 18,19, 20,21, 22,23, 24,25, 26,27, 28,29, 30,31

FUNCTION RESULT (ii)


Number Line 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15

FUNCTION RESULT (iii)


Number Line 0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111

FUNCTION RESULT (iv)


Number Line 0,1, 2,3, 4,5, 6,7, 8,9, 10,11, 12,13, 14,15, 16,17, 18,19, 20,21, 22,23, 24,25, 26,27, 28,29, 30,31

b) Choose the correct value of F which matches the number line in a). (3 marks)

FUNCTION RESULT (i)


Value of F 0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111

FUNCTION RESULT (ii)


Value of F 0,1, 2,3, 4,5, 6,7, 8,9, 10,11, 12,13, 14,15, 16,17, 18,19, 20,21, 22,23, 24,25, 26,27, 28,29, 30,31

FUNCTION RESULT (iii)


Value of F 0,0, 0,1, 1,0, 0,1, 1,1, 1,0, 0,0, 1,0, 0,0, 0,0, 1,0, 0,0, 0,1, X,X, 0,0, X,X

FUNCTION RESULT (iv)


Value of F 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


c) Choose the correct 1st Order VEM line which matches the number line in a). (3 marks)

FUNCTION RESULT (i)


1st Order VEM line 0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111

FUNCTION RESULT (ii)


1st Order VEM line 0,1, 2,3, 4,5, 6,7, 8,9, 10,11, 12,13, 14,15, 16,17, 18,19, 20,21, 22,23, 24,25, 26,27, 28,29, 30,31

FUNCTION RESULT (iii)


1st Order VEM line 0,0, 0,1, 1,0, 0,1, 1,1, 1,0, 0,0, 1,0, 0,0, 0,0, 1,0, 0,0, 0,1, X,X, 0,0, X,X

FUNCTION RESULT (iv)


1st Order VEM line 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15

d) Choose the correct Value of ExF which matches the first order VEM line in c) above. (4 marks)

FUNCTION RESULT (i)


Value of E.F 0, E, E’, E, E’+E, E’ 0, E’ 0, 0, E’, 0, E, E’X+EX, 0, E’X+EX,

FUNCTION RESULT (ii)


Value of E.F 0,1, 2,3, 4,5, 6,7, 8,9, 10,11, 12,13, 14,15, 16,17, 18,19, 20,21, 22,23, 24,25, 26,27, 28,29, 30,31

FUNCTION RESULT (iii)


Value of E.F 0,0, 0,1, 1,0, 0,1, 1,1, 1,0, 0,0, 1,0, 0,0, 0,0, 1,0, 0,0, 0,1, X,X, 0,0, X,X

FUNCTION RESULT (iv)


Value of E.F 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


e) Choose the correct VEM for the function F (5 marks).

f) Hence choose the correct minimized solution for F. (5 marks).

(i) F = ABDE’+B’CD’E’+A’B’DE+BC’D’E+A’BC’E’ (ii) F = BDE’+B’CD’E’+A’B’DE+BC’DE+A’BC’E’ (iii) F = BDE’+B’CD’E’+A’B’DE+BC’D’E+A’BC’E’

(iv) F = BD’E’+B’CD’E’+A’B’DE+BC’D’E+A’BC’E’ (v) F = BDE’+B’CD’E’+A’B’DE+BC’D’E+A’B’C’E’ (vi) F = BDE’+B’CD’E’+A’BDE+BC’D’E+A’BC’E’

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


Question 5

Here, you are going to use Quinn Mac Cluskey method to solve the same equation in Q4, i.e., F(ABCDE)=∑(3,4,7,8,9,10,14,20,25)+∑X(26,27,30,31).

a) Choose the table which shows the correct conversion of minterm designators to binary designators (4 marks).

Mi Binary Mi Binary Mi Binary Mi Binary Mi Binary Mi Binary


Designator Designator Designator Designator Designator Designator
M3 00011 M3 00011 M3 00011 M2 00010 M3 00011 M3 00011
M4 00100 M4 00100 M4 00100 M4 00100 M4 00100 M4 00100
M5 00101 M7 00111 M7 00111 M7 00111 M7 00111 M7 00111
M8 01000 M8 01000 M8 01000 M8 01000 M8 01000 M8 01000
M9 01001 M9 01001 M9 01001 M9 01001 M9 01001 M9 01001
M10 01010 M10 01010 M10 01010 M10 01010 M10 01010 M10 01010
M14 01110 M14 01110 M14 01110 M14 01110 M14 01110 M14 01110
M20 10100 M20 10100 M20 10100 M20 10100 M21 10101 M20 10100
M25 11001 M24 11000 M24 11000 M25 11001 M25 11001 M25 11001
M26X 11010 M26X 11010 M26X 11010 M26X 11010 M26X 11010 M26X 11010
M27X 11011 M27X 11011 M27X 11011 M27X 11011 M27X 11011 M27X 11011
M30X 11110 M30X 11110 M30X 11110 M30X 11110 M30X 11110 M30X 11100
M31X 11111 M31X 11111 M31X 11111 M31X 11111 M31X 11111 M31X 11111
(i) (ii) (iii) (iv) (v) (vi)

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


b) Choose the table which shows the correct arrangement of binary designators in order of ascending 1’s. (5 Marks).

i Binary 1’s i Binary 1’s i Binary 1’s i Binary 1’s i Binary 1’s
Designator Designator Designator Designator Designator
4 00100 1 4 00100 1 4 00100 1 4 00100 1 4 00100 1
6 00110 8 01000 8 01000 8 01000 8 01000
3 00011 2 3 00011 2 3 00011 16 10000 3 00011 2
9 01001 9 01001 9 01001 2 9 01001 2 9 01001
10 01010 10 01010 10 01010 10 01010 10 01010
20 10100 20 10100 20 10100 20 10100 20 10100
7 00111 3 7 00111 3 7 00111 3 7 00111 3 7 00111 3
14 01110 14 01110 14 01110 14 01110 14 01110
25 11001 25 11001 25 11001 25 11001 25 11001
26X 11010 26X 11010 26X 11010 26X 11010 26X 11010
27X 11011 4 27X 11011 4 27X 11011 4 27X 11011 4 27X 11011 4
30X 11110 30X 11110 30X 11110 30X 11110 28X 11100
31X 11111 5 31X 11111 5 31X 11111 5 31X 11111 5 31X 11111 5
(i) (ii) (iii) (iv) (v)

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


c) Choose the table which shows the correct First level prime implicants. (5 marks).

Minterm Primary Category Minterm Primary Category Minterm Primary Category


Compared Implicate Compared Implicate Compared Implicate
8↔10 010X0 0-1 8↔10 010X1 0-1 8↔10 010X0 0-1
8↔9 0100X 8↔9 0100X 8↔9 0100X
4↔20 X0100 4↔20 X0100 4↔20 X0100
9↔7 00X10 1-2 3↔7 00X11 1-2 3↔7 10X11 1-2
9↔25 X1001 9↔25 X1001 9↔25 X1001
10↔14 01X10 10↔14 01X10 10↔14 01X10
10↔26 X1010 10↔26 X1010 10↔26 X1010
14↔30 X1110 2-3 14↔30 X1110 2-3 14↔30 X1110 2-3
25↔27 110X1 25↔27 110X1 25↔27 100X1
26↔27 1101X 26↔27 1101X 26↔27 1101X
26↔30 11X10 26↔30 11X10 26↔30 11X10
27↔31 11X11 3-4 27↔31 11X11 3-4 27↔31 11X11 3-4
30↔31 1111X 30↔31 1110X 30↔31 1111X
(i) (iii) (v)

Minterm Primary Category Minterm Primary Category Minterm Primary Category


Compared Implicate Compared Implicate Compared Implicate
8↔10 010X0 0-1 8↔10 010X0 0-1 8↔10 010X0 0-1
8↔9 0100X 8↔9 0101X 8↔9 0100X
4↔20 X0100 4↔20 X0100 4↔20 X0100
3↔7 00X11 1-2 3↔7 00X11 1-2 3↔7 00X11 1-2
9↔25 X1001 9↔25 X1101 9↔25 X1001
10↔14 01X11 10↔14 01X10 10↔14 01X10
10↔26 X1010 10↔26 X1010 10↔26 X1010
14↔30 X1110 2-3 14↔30 X1110 2-3 14↔30 X1110 2-3
25↔27 110X1 25↔27 110X1 25↔27 110X1
26↔27 1101X 26↔27 1101X 26↔27 1101X
26↔30 11X11 26↔30 11X10 26↔30 11X10
27↔31 11X11 3-4 27↔31 11X11 3-4 27↔31 11X11 3-4
30↔31 1111X 30↔31 1111X 30↔31 1111X
(ii) (iv) (vi)

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


d) Choose the table which shows the correct Second level prime implicants. (5 marks).

Implicant Compared Resultant 4- Implicant Compared Resultant 4- Implicant Compared Resultant 4-


(minterm designator) Square implicant (minterm designator) Square implicant (minterm designator) Square implicant
01X11 & 11X11 X1X11 01X10 & 11X10 X1X10 01X10 & 11X10 X1X10
(10↔14)&(26↔30) (10↔14)&(26↔30) (10↔14)&(26↔30)
X1011 & X1111 X1X11 X1010 & X1110 X1X10 X1010 & X1110 X1X10
(10↔26)&(14↔30) (10↔26)&(14↔30) (10↔26)&(14↔30)
1101X & 1111X 11X1X 1101X & 1111X 01X1X 1101X & 1111X 10X1X
(26↔27)&(30↔31) (26↔27)&(30↔31) (26↔27)&(30↔31)
11X10 & 11X11 11X1X 11X10 & 11X11 01X1X 11X10 & 11X11 10X1X
(26↔30) & (27↔31) (26↔30) & (27↔31) (26↔30) & (27↔31)
(i) (ii) (iii)

Implicant Compared Resultant 4- Implicant Compared Resultant 4- Implicant Compared Resultant 4-


(minterm designator) Square implicant (minterm designator) Square implicant (minterm designator) Square implicant
01X10 & 11X10 X1X10 01X11 & 11X10 X1X10 01X10 & 11X10 X1X10
(10↔14)&(26↔30) (10↔14)&(26↔30) (10↔14)&(26↔30)
X1010 & X1110 X1X10 X1010 & X1110 X1X10 X1010 & X1110 X1X10
(10↔26)&(14↔30) (10↔26)&(10↔30) (10↔26)&(14↔30)
1101X & 1111X 11X1X 1101X & 1111X 11X1X 1101X & 1111X 11X1X
(26↔27)&(30↔31) (26↔27)&(30↔31) (26↔27)&(25↔31)
11X10 & 11X11 11X1X 11X10 & 11X11 11X1X 11X10 & 11X01 11X1X
(26↔30) & (27↔31) (26↔30) & (27↔31) (26↔30) & (27↔31)
(iv) (v) (vi)

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


e) Choose the correct table which shows the list of all minterms against implicants covering them. (5 marks).

Implicants Minterms to be covered Implicants Minterms to be covered


ABCD 3 4 7 8 9 10 14 20 25 26X 27X 30X 31X ABCD 3 4 7 8 9 10 14 20 25 26X 27X 30X 31X
A’BC’XE’ ● ● A’BCXE’ ● ●
A’BC’D’X ● ● A’BC’D’X ● ●
XB’CD’E’ ● ● XB’CD’E’ ● ●
A’B’XDE ● ● A’B’XDE ● ●
XBC’D’E ● ● XBC’D’E ● ●
ABC’XE ● ● ABC’XE ● ●
XBXDE ● ● ● ● XBXDE’ ● ● ● ●
ABXDX ● ● ● ● ABXDX ● ● ● ●
(i) (ii)

Implicants Minterms to be covered Implicants Minterms to be covered


ABCD 3 4 7 8 9 10 14 20 25 26X 27X 30X 31X ABCD 3 4 7 8 9 10 14 20 25 26X 27X 30X 31X
A’BC’XE’ ● ● A’BC’XE’ ● ●
A’BC’D’X ● ● A’BC’D’X ● ●
XB’CD’E’ ● ● XB’C’D’E’ ● ●
AB’XD’E ● ● A’B’XDE ● ●
XBC’DE ● ● XBC’D’E ● ●
ABC’XE ● ● ABCXE ● ●
XBXDE’ ● ● ● ● XBXDE’ ● ● ● ●
ABXDX ● ● ● ● ABXDX ● ● ● ●
(iii) (iv)

Implicants Minterms to be covered Implicants Minterms to be covered


ABCD 3 4 7 8 9 10 14 20 25 26X 27X 30X 31X ABCD 3 4 7 8 9 10 14 20 25 26X 27X 30X 31X
A’BC’XE’ ● ● A’BC’XE’ ● ●
A’BC’D’X ● ● A’BC’D’X ● ●
XB’CD’E’ ● ● A’XCD’E’ ● ●
A’B’XDE ● ● A’B’XDE ● ●
XBC’D’E ● ● XBC’D’E ● ●
ABC’XE ● ● ABC’XE ● ●
XBXDE’ ● ● ● ● XBXDE’ ● ● ● ●
ABXDX ● ● ● ● ABXDX ● ● ● ●
(v) (vi)

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


Question 6

Figure 6 shows an example of an FSM.

Figure Q6a). An FSM example b) Forming a waveform string on the FSM

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


a) Choose the correct ASM for the FSM of figure Q6a. (5 marks).

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


b) Choose the correct waveform representation obtained using the waveform ‘string’ of figure 6b). (6 marks).

For c), d), e), f), you are going to compute the next state equations AD, BD, and external output equations Z1, Z2, for the D flip-flops of figure Q6a) using the ‘set
and hold method’.

c) AD = (i) A’B’X1’X2+ABX1’+ABX1+AB’X2 (iii) AB’X1’X2+ABX1’+ABX1+AB’X2’ (v) A’B’X1’X2+ABX1’+ABX1+ABX2’


(ii) A’B’X1’X2+A’BX1’+ABX1+AB’X2’ (iv) A’B’X1’X2’+ABX1’+ABX1+AB’X2’ (vi) A’B’X1’X2+ABX1’+ABX1+AB’X2’. (3 marks).

d) BD = (i) A’B’X1’X2+ABX1’+AB’X2, (ii) A’B’X1X2+ABX1’+AB’X2’, (iii) A’B’X1X2+ABX1+AB’X2, (iv) AB’X1X2+ABX1’+AB’X2,


(v) A’B’X1X2+ABX1+AB’X2, (vi) A’B’X1X2+ABX1’+AB’X2. (3 marks).

e) Z1 = (i) AB’+A’B+AB’, (ii) A’B’+A’B+AB’, (iii) (AB)’+A’B+AB’, (iv) A’B’+A’B+AB, (v) A’B’+AB+AB’, (vi) none of the above. (3 marks).

f) Z2 = (i) A’B’+X1X2 (ii) (AB)’ (iii) AB’+AX1 (iv) ABX1+AX2 (v) A’BX2 (vi) none of the above. (2 marks).

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


For g), h), you will apply the T flip-flop procedure for figure Q6.

g) Obtain the correct Next State composite K Map for the FSM of figure Q6. (5 Marks)

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB


h) Obtain the correct T composite K Map using the NS composite K Map from g). (5 Marks).

Obtain the T f/f equations


i). TA = (i) B’X1X2+AB’X2, (ii) B’X1’X2+AB’X2, (iii) B’X1’X2+ABX2, (iv) BX1’X2+AB’X2, (v) (BX1)’X2+AB’X2, (vi) B’X1’X2’+AB’X2. (2marks).
j) TB = (i) A’B+BX1+AB’X2+A’X1’X2, (ii) A’B+BX1+AB’X2+A’X1’X2, (iii) A’B+BX1+AB’X2+A’X1’X2, (iv) A’B+BX1+AB’X2+A’X1’X2,
EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB
(ii) A’B+BX1+AB’X2+A’X1’X2, (i) A’B+BX1+AB’X2+A’X1’X2. ( 2marks)

Obtain the output equations


k) Z1 = (i) AB’, (ii) A’B, (iii) A’+B’ (iv) AX1+AB, (v) AB, (vi) ABX1+A’B’. (1 Mark)

l) Z2 = (i) A’B’, (ii) A+B’, (iii) AB+A’B’X1, (iv) AB’ (v) AX1X2, (vi) ABX2+A’B’X1+A’B. (1 Mark)

m) Show the resulting logic diagram. (6 marks).

EEB443 CA Components 2023. Mr. I. Zibani, Electrical department, FET, UB

You might also like