16/11/2023, 12:00 Basic concepts of cells_mv cells-CSDN blog

cell basic concepts

A small footprint every day Published on 2019-08-18 09:53:59 Reading volume 7.6k Collection 88 Likes 1
Classification column: Backend design Article tags: IC physical design

Backend design The column contains this content 133 subscriptions 39 articles S

1. spare cell

Spare cell, used for function eco and metal eco during co-synthesis.

Instructions:

add_spare_cells

add_spare_cells -cell_name spare1 -lib_cell {AND2 OR2} -num_instances 250

2. level shifter

Level conversion unit. This unit is mainly used in multi-power multi-voltage (MSMV) technology. It usually does not have logic functions and is only u
signal level conversion between Voltage Areas of different voltage values. [2]

set_level_shifter shifter1_va1 specifies the addition rule of level shifter, which is equivalent to the prefix name

-domain VA1 specifies Voltage Area

-applies_to input specifies whether the level shifter is input or output in the voltage area

-source ss_top specifies the supply set name

-location parent specifies the placement location of the level shifter. Parent represents the parent module placed on the driver pin.

3. isolation cell [3]

Typically used in power-off technology (PSO) and multi-power multi-voltage technology (MSMV). It plays the role of voltage clamping and isolation b
different voltage domains. The iso cell has a control terminal EN. When EN is invalid, the A terminal signal is directly sent to the Y terminal. At this ti
cell is equivalent to a buffer; when EN is valid, the buffer is disconnected and the Y terminal remains at a fixed high level or Low level; the above iso
two sets of power: primary power VDD and backup power VDDB. When the left domain is turned off, VDD is off, and VDDB is powered at this time t
a fixed level at the Y end.

Instructions:

insert_mv_cells

4. filler cell

The fillers in the cell library that have nothing to do with logic can be divided into IO fillers and ordinary standard cell fillers.

(1) IO filler, also called pad filler, is usually used to fill the gap between IO units. In order to better complete the power ring, that is, the power connec
between ESDs. Usually added during the floorplan stage.

Instructions:

create_io_filler_cells

create_io_filler_cells -reference_cells FILLER

(2)standard cell filler

To fill the gaps between std cells. The main purpose is to connect the diffusion layers to meet DRC rules and design requirements and form power r
can add it before or after the route.
A small footprint e… focus on 1 88
Instructions:

https://blog.csdn.net/hepiaopiao_wemedia/article/details/99701548?spm=1001.2101.3001.6650.14&utm_medium=distribute.p… 2/5
16/11/2023, 12:00 Basic concepts of cells_mv cells-CSDN blog
create_stdcell_fillers

create_stdcell_fillers -lib_cells {mylib/FILL_2X mylib/FILL_1X}

5.delay cell

delay unit. Commonly used in datapath, compared with buffer, more delays can be added to repair hold timing.

6. buffer cell

The function is the same as delay cell, used to increase delay. Compared with delay cells, the driving capability is stronger, but the added delay is s
Therefore, delay cells can be used for large slacks, and buffer cells can be used for smaller ones.

7. corner cell

A type of boundary cell, which fills the empty space between horizental and vertical end-cap cells.

8.antenna cell

9.end-cap cell

end-cap cells are typically nonlogic cells such as a decoupling capacitor for the power rail.

[1] Part of the above answer refers to the WeChat public account: Digital back-end IC chip design

[2] Introduction to Low Power Concept <Level Shifter> https://www.sohu.com/a/219932778_99933533

[3] About the usage of isolation cell - MioTech - Blog Park https://www.cnblogs.com/xiaoxie2014/p/10837155.html

Introduction to the basic principles of programmable gate array FPGA

FPGA adopts a new concept of logic cell array LCA (Logic Cell Array ) , which includes a configurable logic module CLB (Configurable Logic Block ), an input and output

An inventory of special cells in back-end design nuoweishizi's blog

A large inventory of special cells in back-end design. There are several common special cell types in back-end design. They are basically physics only cells , but their ch

The third foundation of frequency domain filtering (read digital image processing and learn halcon) pengjc2001's
The low frequency corresponds to the slowly changing gray component of the image. Previously, we smoothed the image by attenuating the high frequency component.

【Evaluation】Lonza medium, serum-free medium Bio12345's

In the traditional concept , serum can be said to be the food for cells, and it cannot be cut off. Last year, due to the mad cow disease epidemic in a certain foreign country

Introduction of Special Cells - Spare Cell , GD CA P and D CA P Latest releases weixin_48299782's

Special Cells - A brief introduction to Spare Cell , GD CAP and D CAP .

Introduction to basic concepts of digital backend <Delay Cell > Tao_ZT's

The digital backend concept we are going to introduce today is Delay cell . The Chinese name is delay unit, which is often used on the data path. Compared with the buf

[Digital Backend] Introduction to Physical Units stm32stu's

Finally, let’s introduce MIM CA P. MIM refers to Metal-Insulator-Metal, which is a special type of cell used to provide capacitance . The main feature that is different from

IO plan command memo graymount's

This article creates a bump array for the memo of the IC CII-based IO plan using the command create_bump_arrayIO ring + corner cell . In fact, directly use create ce...

"Daily Question" NO.27: Talk about the role of Spare Cells in chip design Eecourse's B

A question every day, come and answer it~

[Confidential] Floorplan is no longer difficult to do (digital back-end design and implementation of floo… Popular recommendations weixin_37584728's blog
[Confidential] Floorplan will no longer be difficult to do (Digital Backend Design and Implementation of Floorplan) Click on the "Blue WeChat Name" under the title to quic

FPGA and CPLDThe concepts and differences

The concepts and differences between FPGA and CPLD docx, 1. The basic concepts of FPGA and CPLD : CPLD is mainly composed of a programmable interconnectio

How to read Excel files using python’s openpyxl module

First, let us understand some basic concepts of Excel . 1 Excel Basic Concepts Excel files are also called workbooks. Each workbook can contain multiple worksheets (S

John M. Lee _Introduction_to_topolog ic al_manifolds

An introductory tutorial for topolog ic al manifold, starting from the basic compactness and connectivity of topology, introducing the basic concepts of topological manifold

Detailed explanation of UITableView in iOS development

1. Basic introduction to UITableView The default UITableView has two styles: UITableViewStylePlain (not grouped) UITableViewStyleGrouped (grouped) The data in UITa

Distributed database system-HBase A small footprint e… focus on 1 ☆Silen

88

https://blog.csdn.net/hepiaopiao_wemedia/article/details/99701548?spm=1001.2101.3001.6650.14&utm_medium=distribute.p… 3/5