Scribd Logo
Upload

Welcome to Scribd!

  • T Flip Flop

    Uploaded by

    Arka Khatua
    9 views2 pages
    The document describes an experiment to verify the truth table of a T flip-flop using NAND and NOR gates. A T flip-flop is a modification of the J-K flip-flop where both the J and K inputs are held at logic 1, causing it to toggle states on each clock pulse. The procedure involves connecting a circuit with NAND or NOR gates to implement the T flip-flop, adding the initial state and inputs/outputs to a table, and observing the output on a graph with each clock pulse to verify the truth table. While NAND and NOR gates provide a simple implementation, the circuit design is slightly more complex than using an SR or D flip-flop directly due to

    Original Description:

    Original Title

    T flip flop

    Copyright

    © © All Rights Reserved

    Available Formats

    ODT, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document describes an experiment to verify the truth table of a T flip-flop using NAND and NOR gates. A T flip-flop is a modification of the J-K flip-flop where both the J and K inputs are held at logic 1, causing it to toggle states on each clock pulse. The procedure involves connecting a circuit with NAND or NOR gates to implement the T flip-flop, adding the initial state and inputs/outputs to a table, and observing the output on a graph with each clock pulse to verify the truth table. While NAND and NOR gates provide a simple implementation, the circuit design is slightly more complex than using an SR or D flip-flop directly due to

    Copyright:

    © All Rights Reserved
    Download as ODT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as odt, pdf, or txt
    9 views2 pages

    T Flip Flop

    Uploaded by

    Arka Khatua
    The document describes an experiment to verify the truth table of a T flip-flop using NAND and NOR gates. A T flip-flop is a modification of the J-K flip-flop where both the J and K inputs are held at logic 1, causing it to toggle states on each clock pulse. The procedure involves connecting a circuit with NAND or NOR gates to implement the T flip-flop, adding the initial state and inputs/outputs to a table, and observing the output on a graph with each clock pulse to verify the truth table. While NAND and NOR gates provide a simple implementation, the circuit design is slightly more complex than using an SR or D flip-flop directly due to

    Copyright:

    © All Rights Reserved
    Download as ODT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as odt, pdf, or txt
    of 2

    EXPERIMENT-5

    Verify the truth table of T flip-flops using NAND & NOR gates

    THEORY:
    Introduction
    A flip flop is an electronic circuit with two stable states that can be used to store binary data.
    The stored data can be changed by applying varying inputs. Flip-flops and latches are
    fundamental building blocks of digital electronics systems used in computers,
    communications, and many other types of systems.

    T flip flop

    T flip-flop is known as toggle flip-flop. The T flip-flop is modification of the J-K flip-flop.
    Both the JK inputs of the JK flip-flop are held at logic 1 and the clock signal continuous to
    change as shown in table below.

    Figure-7: Circuit diagram of T flip flop Figure-8: Characteristics table of T flip flop

    PROCEDURE:
    T flip flop
    Step-1) Connect the supply(+5V) to the circuit.

    Step-2) First press "ADD" button to add basic state of your output in the given table.
    Step-3) Press the switches to select the required inputs "T" and apply the clock pulse.
    Step-4) Press "ADD" button to add your inputs and outputs in the given table and their
    corresponding graph.
    Step-6) Press the "Print" button after completing your simulation to get your results.

    ROLL-701; SEM-1; YEAR-2023-24


    DISSCUSSION:
    NAND and NOR gates are a good choice for implementing T flip-flops because they are
    universal, simple to implement, and available in a wide variety of technologies. However, it is
    important to be aware of the potential drawbacks of using NAND and NOR gates, such as
    their increased size, speed, and noise susceptibility.

    In addition to the above, here is one more thing to consider when using NAND and NOR
    gates to implement a T flip-flop:

    * The circuit design is slightly more complex than the circuit design for an SR or D flip-flop.
    This is because the T flip-flop toggles on the next clock edge, regardless of the state of the T
    input.

    To avoid this complexity, we can use a JK flip-flop with both the J and K inputs tied to 1. This
    will cause the JK flip-flop to toggle on every clock edge, just like a T flip-flop.

    ROLL-701; SEM-1; YEAR-2023-24

    You might also like