Scribd Logo
Upload

Welcome to Scribd!

  • 7 views

    Acu Verilog HDL Module1

    Uploaded by

    balajibs20
    This document provides a list of 10 important questions for the VERILOG HDL module with their point values. The questions cover topics such as: 1) Typical design flow for designing VLSI IC circuits using a flow chart (6-8 points). 2) Advantages of HDLs over schematic-based design (5 points). 3) Top-down and bottom-up design methodologies (10 points). 4) Instantiation and instances with a 4-bit ripple carry counter example (5 points). 5) Registers, nets, arrays, parameters, vectors, and memories (10 points). 6) Components of a Verilog module with a block diagram (

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content

    You might also like

    Acu Verilog HDL Module1

    Uploaded by

    balajibs20
    7 views1 page
    This document provides a list of 10 important questions for the VERILOG HDL module with their point values. The questions cover topics such as: 1) Typical design flow for designing VLSI IC circuits using a flow chart (6-8 points). 2) Advantages of HDLs over schematic-based design (5 points). 3) Top-down and bottom-up design methodologies (10 points). 4) Instantiation and instances with a 4-bit ripple carry counter example (5 points). 5) Registers, nets, arrays, parameters, vectors, and memories (10 points). 6) Components of a Verilog module with a block diagram (

    Original Description:

    Original Title

    Acu Verilog Hdl Module1

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document provides a list of 10 important questions for the VERILOG HDL module with their point values. The questions cover topics such as: 1) Typical design flow for designing VLSI IC circuits using a flow chart (6-8 points). 2) Advantages of HDLs over schematic-based design (5 points). 3) Top-down and bottom-up design methodologies (10 points). 4) Instantiation and instances with a 4-bit ripple carry counter example (5 points). 5) Registers, nets, arrays, parameters, vectors, and memories (10 points). 6) Components of a Verilog module with a block diagram (

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as docx, pdf, or txt
    7 views1 page

    Acu Verilog HDL Module1

    Uploaded by

    balajibs20
    This document provides a list of 10 important questions for the VERILOG HDL module with their point values. The questions cover topics such as: 1) Typical design flow for designing VLSI IC circuits using a flow chart (6-8 points). 2) Advantages of HDLs over schematic-based design (5 points). 3) Top-down and bottom-up design methodologies (10 points). 4) Instantiation and instances with a 4-bit ripple carry counter example (5 points). 5) Registers, nets, arrays, parameters, vectors, and memories (10 points). 6) Components of a Verilog module with a block diagram (

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as docx, pdf, or txt
    of 1

    VERILOG HDL (18EC55) 2020-21

    VERILOG HDL (18EC55) – Important Questions

    Module 1
    1. Explain typical design flow for designing VLSI IC circuit using the flow chart. (06/08/10
    Marks)

    2. Explain the advantages of HDL’s over schematic-based design. (05)

    3. Explain top-down design methodology and bottom-up design methodology. (10)

    4. What do you mean by instantiation and instances? Write a Verilog code for 4 bit ripple
    carry counter to show instantiation and instances. (05)

    5. Write a note on: i) Registers ii) Nets iii) Arrays iv) Parameters v) Vectors vi) Memories
    (10 Marks)

    6. What are the basic components of a module? Explain all the components of a Verilog
    module with a neat block diagram. (05 Marks)

    7. What are the components of SR-Latch? Write Verilog HDL module of SR-Latch and also
    Also write stimulus code. (10 Marks)

    8. How to write comments in verilog HDL, explain with examples. (05 Marks)

    9. Explain the trends in Hardware Description Languages (HDLs). (05)


    Dec 2017/January 2018

    10. Explain $ display, Smonitor, $finish and $ stop system tasks with examples. (10 Marks)
    Dec 2019/January 2020

    BALAJI B S, ASSISTANT PROFESSOR, DEPT. ECE, BGSIT-ACU. 1

    You might also like