Download as pdf or txt
Download as pdf or txt
You are on page 1of 17

12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Dashboard / My courses / Department / Electrical Engineering / Richa / Analog and Digital Electronics (2220305)

/ Final Exam Practice Quiz 5

Started on Thursday, 7 December 2023, 10:05 PM


State Finished
Completed on Thursday, 7 December 2023, 10:07 PM
Time taken 1 min 58 secs
Grade 9.00 out of 39.00 (23%)

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 1/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 1

Incorrect

Mark 0.00 out of 1.50

A Zener Circuit is shown in figure below. The Output Voltage, Voltage across RS and the current through zener diode is

a. 8 V, 4 V, 0 A respectively

b. 4 V, 8 V, 0 A respectively

c. 0 V, 8 V, 4 A respectively 

d. 8V, 4V, 8 A respectively

Your answer is incorrect.

The correct answer is:


8 V, 4 V, 0 A respectively

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 2/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 2

Incorrect

Mark 0.00 out of 1.50

1) Read the following statements carefully about the Varactor diode.


1. Varactor diode is operated under reverse-biased conditions so as to yield a variable junction capacitance.

2. Special Impurity concentration profile of Varactor diode ensures negligible junction resistance in comparison with the capacitive
reactance of the junction.

3. Varactor diodes are used in Low noise parametric amplifiers and harmonic frequency generators

4. The Symbol of Varactor Diode is

Out of the above options which are true about Varactor Diode

a. Options 1,2 and 3 are true

b. Options 1 and 2 are true

c. Options 1,2,3,4 are true 

d. Only option 1 is true

Your answer is incorrect.

The correct answer is:


Options 1,2 and 3 are true

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 3/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 3

Correct

Mark 1.50 out of 1.50

A LED has a minimum drop of 1.5 V. If the supply voltage be 10 V and RS = 470 Ω, then maximum value of LED current will be

a. 16 mA

b. 19.1 mA

c. 18.1 mA 

d. 17 mA

Your answer is correct.

The correct answer is:


18.1 mA

Question 4
Incorrect

Mark 0.00 out of 1.50

A transistor has an IC of 100 mA and IB of 0.5 mA. The value of αdc is

a. 1.0

b. 0.9 

c. 0.1

d. 0.995

Your answer is incorrect.

The correct answer is:


0.995

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 4/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 5

Correct

Mark 1.50 out of 1.50

Which of the following statements is true about output characteristics of a common emitter circuit?

a. The current gain of this configuration is greater than unity 

b. In the cutoff region, no collector current flows.

c.
The characteristics resembles that of a forward-biased diode curve.

d.
The collector current is essentially independent of collector voltage and depends only upon the emitter current.

Your answer is correct.


The correct answer is:
The current gain of this configuration is greater than unity

Question 6
Incorrect

Mark 0.00 out of 1.50

Choose the correct option

a. 
JFET has High noise level than BJT

b.
JFET is a Bipolar device

c.
JFET has low input impedance

d.
JFET has better thermal stability than BJT

Your answer is incorrect.

The correct answer is:


JFET has better thermal stability than BJT

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 5/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 7

Correct

Mark 1.50 out of 1.50

Input Impedance of MOSFET is

a. More than that of FET and BJT 

b. More than that of FET but less than BJT

c.
Less than that of FET and BJT

d.
Less than that of FET but more than BJT

Your answer is correct.


The correct answer is:
More than that of FET and BJT

Question 8
Incorrect

Mark 0.00 out of 1.50

The emitter follower is widely used in electronic instruments because

a. Its output impedance is low and input impedance is high

b. Its voltage gain is very high

c. Its output impedance is high and input impedance is low 

d. Its voltage gain is less than unity

Your answer is incorrect.

The correct answer is:


Its output impedance is low and input impedance is high

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 6/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 9

Incorrect

Mark 0.00 out of 1.50

With negative feedback, output impedance of amplifier is………………….. while input impedance is…………………………...

a. Increased, decreased

b. Increased, increased

c. 
Decreased, decreased

d.
Decreased, increased

Your answer is incorrect.


The correct answer is:
Decreased, increased

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 7/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 10

Incorrect

Mark 0.00 out of 1.50

Considering the pins of IC-555 Timer choose the correctly matched option:

I II

1. Pin 1 A. This pin is connected to supply voltage to avoid false


triggering

2. Pin2 B. The output of the timer can be controlled by this pin

3. Pin3 C. It is the chip ground and all voltages are measured with
respect to this terminal

4. Pin4 D. This is the output pin

a. 1-A,2-C,3-D,4-A

b. 1-A,2-C,3-A,4-D

c. 1-C,2-B, 3-D,4-A

d. 1-C, 2-B,3-A,4-D 

Your answer is incorrect.


The correct answer is:
1-C,2-B, 3-D,4-A

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 8/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 11

Incorrect

Mark 0.00 out of 1.50

For a given OP-AMP, CMRR = 104 and differential gain Ad = 104. The common mode gain AC of OP-AMP is

a. None of the above 

b. 0

c. Infinite

d. 1

Your answer is incorrect.

The correct answer is:


1

Question 12
Incorrect

Mark 0.00 out of 1.50

What is the Slew rate of a certain OP-AMP circuit whose output voltage is changed by 25 V in 5 µs ?

a. 3V/ µs

b. 5V/ µs

c. 1V/ µs 

d. 4V/ µs

Your answer is incorrect.

The correct answer is:


5V/ µs

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 9/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 13

Incorrect

Mark 0.00 out of 1.50

The open-loop gain of an ideal OP-AMP is

a. 0.1

b. Infinity

c. 1

d. 0 

Your answer is incorrect.

The correct answer is:


Infinity

Question 14

Incorrect

Mark 0.00 out of 1.50

An ideal OP-AMP has:

a. Infinite Av 

b. All of the above

c. Infinite Ri

d. Zero output resistance

Your answer is incorrect.

The correct answer is:


All of the above

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 10/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 15

Correct

Mark 1.50 out of 1.50

An ideal OP-AMP has bandwidth

a. Infinite 

b. Small

c. Zero

d. Large

Your answer is correct.

The correct answer is:


Infinite

Question 16
Incorrect

Mark 0.00 out of 1.50

A bus organized processor consists of 15 registers. The number of selection lines in each MUX and in the destination decoder
respectively are

a. 2,4 

b. 4,2

c. 4,8

d. 4,4

Your answer is incorrect.

The correct answer is:


4,4

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 11/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 17

Incorrect

Mark 0.00 out of 1.50

Which one of the following logic families can be operated using a supply voltage from 3 V to 15 V ?

a. PMOS 

b. ECL

c. CMOS

d. TTL

Your answer is incorrect.

The correct answer is:


CMOS

Question 18
Incorrect

Mark 0.00 out of 1.50

A shift register with the serial output connected back to the serial input is a

a. universal shift register 

b. feedback shift register

c. shift register counter

d. serial to parallel converter

Your answer is incorrect.

The correct answer is:


shift register counter

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 12/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 19

Incorrect

Mark 0.00 out of 1.50

A program counter is a storage register for

a. Location of instruction in memory

b. Binary code for the operation to be performed 

c. Address of next instruction to be executed

d. Location of data in memory

Your answer is incorrect.

The correct answer is:


Address of next instruction to be executed

Question 20
Incorrect

Mark 0.00 out of 1.50

A modulus 12 counter must have…………….flip-flops

a. 4

b. 6 

c. 3

d. 12

Your answer is incorrect.

The correct answer is:


4

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 13/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 21

Incorrect

Mark 0.00 out of 1.50

A MOD-4 counter will count

a. From 0 to 4

b. From any number to n+3

c. From 0 to 3

d. From 0 to 8 

Your answer is incorrect.

The correct answer is:


From 0 to 3

Question 22
Incorrect

Mark 0.00 out of 1.50

Number of bits needed to code 256 operations is:

a. 8

b. 6

c. 4

d. 16 

Your answer is incorrect.


The correct answer is:
8

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 14/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 23

Correct

Mark 1.50 out of 1.50

How many states are unused in 4-bit Johnson counter

a. 8 

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 15/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review
b. 4

c. 12

d. 2

Your answer is correct.

The correct answer is:


8

Question 24
Incorrect

Mark 0.00 out of 1.50

The initial state of MOD-12 down counter is 0110. After 28 clock pulses, the state of the counter will be

a. 1010 

b. 1011

c. 0010

d. 0001

Your answer is incorrect.


The correct answer is:
0010

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 16/17
12/8/23, 4:13 PM Final Exam Practice Quiz 5: Attempt review

Question 25

Correct

Mark 1.50 out of 1.50

A cascade of three identical modulo-5 counters has overall modulus of

a. 125 

b. 25

c. 5

d. 625

Your answer is correct.

The correct answer is:


125

Question 26
Incorrect

Mark 0.00 out of 1.50

When the output of the J-K Flip-flop goes alternate as LOW,HIGH,LOW,HIGH on repeated clock pulses, then it is operating in

a. Hold mode 

b. Set mode

c. Toggle mode

d. Reset mode

Your answer is incorrect.


The correct answer is:
Toggle mode

◄ Final Exam Practice Quiz 4 ADE 2220305

Jump to...

MID SEM 1 SET A and SET B ►

moodle.mitsgwalior.in/mod/quiz/review.php?attempt=1042272&cmid=94479 17/17

You might also like