CSUK:BrainQuest The Von Neumann Architecture

Task 1: What is meant by an instruction set? Address 00 01 02 03 04

Instruction /
LDA 4 ADD 5 STA 6 6
Data
Address 05 06 07 08 09
Instruction /
3
Task 2: Complete the table by either entering the appropriate piece of ‘Assembly Data
Language’ or writing a description of the function of the code.

Instruction Function
LDA
Store contents of the accumulator to memory.
ADD
Subtract data from the contents of the accumulator.
BRA
OUT

Task 3: Join each register to their description.

The Accumulator Increments after each fetch-decode-execute cycle
(A) and informs the MAR of the address of the next
instruction.
The Program
Counter (C) This stores an instruction to be decoded.

The Memory
Address Register Stores the data/instruction that has been fetched
(MAR) from memory.

The Instruction
Register (IR) Stores the intermediate result of a process.

The Memory Data

This stores the address of the next instruction, that
Register (MDR) is to be fetched from memory.

Task 4: In your own words, explain how the following program, loaded in RAM,
would be executed by the CPU.

CSUK:Teacher Computer Science UK Membership Site Licence: Do not share outside your centre.