Professional Documents
Culture Documents
MP4462
MP4462
DESCRIPTION FEATURES
The MP4462 is a high frequency step-down 120μA Quiescent Current
switching regulator with an integrated internal Wide 3.8V to 36V Operating Input Range
high-side high voltage power MOSFET. It 150mΩ Internal Power MOSFET
provides 3.5A output with current mode control for Up to 4MHz Programmable Switching
fast loop response and easy compensation. Frequency
The wide 3.8V to 36V input range accommodates Ceramic Capacitor Stable
a variety of step-down applications, including Internal Soft-Start
those in an automotive input environment. A Internally Set Current Limit without a
120µA operational quiescent current allows use in Current Sensing Resistor
battery-powered applications. Output Adjustable from 0.8V to 30V
High power conversion efficiency over a wide Available in 3x3mm QFN10 and SOIC8E
load range is achieved by scaling down the Packages.
switching frequency at light load condition to APPLICATIONS
reduce the switching and gate driving losses.
High Voltage Power Conversion
The frequency foldback helps prevent inductor Automotive Systems
current runaway during startup and thermal Industrial Power Systems
shutdown provides reliable, fault tolerant Distributed Power Systems
operation. Battery Powered Systems
In some applications, such as AM radio and All MPS parts are lead-free and adhere to the RoHS directive. For MPS green
ADSL applications, in which the device is status, please visit MPS website under Products, Quality Assurance page.
sensitive to frequency band, the MP4462 can “MPS” and “The Future of Analog IC Technology” are registered trademarks of
Monolithic Power Systems, Inc.
avoid the related EMI problem by setting the
frequency at 4MHz.
The MP4462 is available in small 3x3mm QFN10
and SOIC8E packages.
TYPICAL APPLICATION
C4
100nF
10
8,9 BST 1,2 VOUT
VIN VIN SW 3.3V
D1
3 5
EN EN FB
MP4462
7 4
FREQ COMP
C3
GND 220pF
6
ORDERING INFORMATION
Part Number Package Top Marking
MP4462DQ* 3x3mm QFN10 Z2
MP4462DN** SOIC8E MP4462DN
PACKAGE REFERENCE
TOP VIEW
TOP VIEW
SW 1 10 BST
SW 2 9 VIN SW 1 8 BST
EN 3 8 VIN
EN 2 7 VIN
COMP 4 7 FREQ
COMP 3 6 FREQ
FB 5 6 GND
FB 4 5 GND
EXPOSED PAD
ON BACKSIDE
QFN10 SOIC8E
ELECTRICAL CHARACTERISTICS
VIN = 12V, VEN = 2.5V, VCOMP = 1.4V, TA= +25C, unless otherwise noted.
Parameter Symbol Condition Min Typ Max Units
Feedback Voltage VFB 4.5V < VIN < 36V 0.776 0.8 0.824 V
Upper Switch On Resistance RDS(ON) VBST – VSW = 5V 150 mΩ
Upper Switch Leakage VEN = 0V, VSW = 0V, VIN = 36V 1 μA
Current Limit 4.0 4.7 A
COMP to Current Sense
GCS 9 A/V
Transconductance
Error Amp Voltage Gain (5) 200 V/V
Error Amp Transconductance ICOMP = ±3µA 40 60 80 µA/V
Error Amp Min Source current VFB = 0.7V 5 µA
Error Amp Min Sink current VFB = 0.9V –5 µA
VIN UVLO Threshold 2.7 3.0 3.3 V
VIN UVLO Hysteresis 0.35 V
Soft-Start Time (5) 0V < VFB < 0.8V 1.5 ms
RFREQ = 45kΩ 1.6 2 2.4 MHz
Oscillator Frequency
RFREQ = 18kΩ 3.2 4 4.8 MHz
Shutdown Supply Current VEN = 0V 12 20 µA
Quiescent Supply Current No load, VFB = 0.9V 120 145 µA
Thermal Shutdown 150 C
Thermal Shutdown Hysteresis 15 C
Minimum Off Time (5) 100 ns
Minimum On Time (5) 100 ns
EN Up Threshold 1.35 1.5 1.65 V
EN Hysteresis 300 mV
Note:
5) Guaranteed by design.
PIN FUNCTIONS
SOIC QFN
Name Description
Pin # Pin #
Switch Node. This is the output from the high-side switch. A low forward drop Schottky
1 1, 2 SW diode to ground is required. The diode must be close to the SW pins to reduce
switching spikes.
Enable Input. Pulling this pin below the specified threshold shuts the chip down. Pulling
2 3 EN
it up above the specified threshold or leaving it floating enables the chip.
Compensation. This node is the output of the error amplifier. Control loop frequency
3 4 COMP
compensation is applied to this pin.
Feedback. This is the input to the error amplifier. The output voltage is set by a resistive
4 5 FB divider connected between the output and GND which scales down VOUT equal to the
internal +0.8V reference.
GND Ground. It should be connected as close as possible to the output capacitor to shorten
5 6 Exposed the high current switch paths. Connect exposed pad to GND plane for optimal thermal
Pad performance.
Switching Frequency Program Input. Connect a resistor from this pin to ground to set
6 7 FREQ
the switching frequency.
Input Supply. This supplies power to all the internal control circuitry, both BS regulators
7 8, 9 VIN and the high-side switch. A decoupling capacitor to ground must be placed close to this
pin to minimize switching spikes.
Bootstrap. This is the positive power supply for the internal floating high-side MOSFET
8 10 BST
driver. Connect a bypass capacitor between this pin and SW pin.
VEN
VEN VEN
5V/div.
5V/div. 5V/div.
VOUT VOUT
VOUT
2V/div. 2V/div.
2V/div.
VSW VSW VSW
10V/div. 10V/div. 10V/div.
IL IL IL
1A/div. 1A/div. 1A/div.
1ms/div. 1ms/div. 1ms/div.
IL IL IL
1A/div. 2A/div. 2A/div.
1ms/div.
VOUT VOUT
2V/div. 2V/div.
IL IL
1A/div. 1A/div.
BLOCK DIAGRAM
VIN VIN
+
--
REFERENCE UVLO/ 5V +
--
INTERNAL
EN THERMAL 2.6V BST
REGULATORS
SHUTDOWN
SW
ISW --
1.5ms SS SS +
VOUT
Level ISW
SW
Shift
FB Gm Error Amp
-- COMP
SS
0V8 + OSCILLATOR CLK
VOUT
OPERATION
The MP4462 is a variable frequency, can be enabled and disabled by EN which has
non-synchronous, step-down switching positive logic. Its falling threshold is a precision
regulator with an integrated high-side high 1.2V, and its rising threshold is 1.5V (300mV
voltage power MOSFET. It provides a single higher).
highly efficient solution with current mode
When floating, EN is pulled up to about 3.0V by
control for fast loop response and easy
an internal 1µA current source so it is enabled.
compensation. It features a wide input voltage
To pull it down, 1µA current capability is needed.
range, internal soft-start control and precision
current limiting. Its very low operational When EN is pulled down below 1.2V, the chip is
quiescent current makes it suitable for battery put into the lowest shutdown current mode.
powered applications. When EN is higher than zero but lower than its
rising threshold, the chip is still in shutdown
PWM Control
mode but the shutdown current increases
At moderate to high output current, the MP4462
slightly.
operates in a fixed frequency, peak current
control mode to regulate the output voltage. A Under-Voltage Lockout (UVLO)
PWM cycle is initiated by the internal clock. The Under-voltage lockout (UVLO) is implemented
power MOSFET is turned on and remains on to protect the chip from operating at insufficient
until its current reaches the value set by the supply voltage. The UVLO rising threshold is
COMP voltage. When the power switch is off, it about 3.0V while its falling threshold is a
remains off for at least 100ns before the next consistent 2.6V.
cycle starts. If, in one PWM period, the current
in the power MOSFET does not reach the Internal Soft-Start
COMP set current value, the power MOSFET The soft-start is implemented to prevent the
remains on, saving a turn-off operation. converter output voltage from overshooting
during startup. When the chip starts, the
Error Amplifier internal circuitry generates a soft-start voltage
The error amplifier compares the FB pin voltage (SS) ramping up from 0V to 2.6V. When it is
with the internal reference (REF) and outputs a lower than the internal reference (REF), SS
current proportional to the difference between overrides REF so the error amplifier uses SS as
the two. This output current is then used to the reference. When SS is higher than REF,
charge the external compensation network to REF regains control.
form the COMP voltage, which is used to
control the power MOSFET current. Thermal Shutdown
Thermal shutdown is implemented to prevent
During operation, the minimum COMP voltage the chip from operating at exceedingly high
is clamped to 0.9V and its maximum is clamped temperatures. When the silicon die temperature
to 2.0V. COMP is internally pulled down to GND is higher than its upper threshold, it shuts down
in shutdown mode. COMP should not be pulled the whole chip. When the temperature is lower
up beyond 2.6V. than its lower threshold, the chip is enabled
Internal Regulator again.
Most of the internal circuitries are powered from Floating Driver and Bootstrap Charging
the 2.6V internal regulator. This regulator takes The floating power MOSFET driver is powered
the VIN input and operates in the full VIN range. by an external bootstrap capacitor. This floating
When VIN is greater than 3.0V, the output of driver has its own UVLO protection. This
the regulator is in full regulation. When VIN is UVLO’s rising threshold is 2.2V with a threshold
lower than 3.0V, the output decreases. of 150mV.
Enable Control The bootstrap capacitor is charged and
The MP4462 has a dedicated enable control pin regulated to about 5V by the dedicated internal
(EN). With high enough input voltage, the chip bootstrap regulator. When the voltage between
the BST and SW nodes is lower than its maximum current of the internal power
regulation, a PMOS pass transistor connected MOSFET is internally limited.
from VIN to BST is turned on. The charging
Startup and Shutdown
current path is from VIN, BST and then to SW.
External circuit should provide enough voltage If both VIN and EN are higher than their
headroom to facilitate the charging. appropriate thresholds, the chip starts. The
reference block starts first, generating stable
As long as VIN is sufficiently higher than SW,
reference voltage and currents, and then the
the bootstrap capacitor can be charged. When
internal regulator is enabled. The regulator
the power MOSFET is ON, VIN is about equal
provides stable supply for the remaining
to SW so the bootstrap capacitor cannot be
circuitries.
charged. When the external diode is on, the
difference between VIN and SW is largest, thus While the internal supply rail is up, an internal
making it the best period to charge. When there timer holds the power MOSFET OFF for about
is no current in the inductor, SW equals the 50µs to blank the startup glitches. When the
output voltage VOUT so the difference between internal soft-start block is enabled, it first holds
VIN and VOUT can be used to charge the its SS output low to ensure the remaining
bootstrap capacitor. circuitries are ready and then slowly ramps up.
At higher duty cycle operation condition, the Three events can shut down the chip: EN low,
time period available to the bootstrap charging VIN low and thermal shutdown. In the shutdown
is less so the bootstrap capacitor may not be procedure, power MOSFET is turned off first to
sufficiently charged. avoid any fault triggering. The COMP voltage
and the internal supply rail are then pulled down.
In case the internal circuit does not have
sufficient voltage and the bootstrap capacitor is Programmable Oscillator
not charged, extra external circuitry can be The MP4462 oscillating frequency is set by an
used to ensure the bootstrap voltage is in the external resistor, RFREQ from the FREQ pin to
normal operational region. Refer to External ground. The relationship between RFREQ and fS
Bootstrap Diode in Application section. refer to table1 in Application section.
The DC quiescent current of the floating driver
is about 20µA. Make sure the bleeding current
at the SW node is higher than this value, such
that:
VO
IO 20A
(R1 R2)
APPLICATION INFORMATION
COMPONENT SELECTION About 20µA current from high side BS circuitry
can be seen at the output when the MP4462 is
Setting the Frequency at no load. In order to absorb this small amount
The MP4462 has an externally adjustable of current, keep R2 under 40KΩ. A typical
frequency. The switching frequency (fS) can be value for R2 can be 40.2kΩ. With this value, R1
set using a resistor at FREQ pin (RFREQ). The
can be determined by:
recommended RFREQ value for various fS, see
Table1. R1 50.25 ( VOUT 0.8)(k)
Table 1—fS vs. RFREQ
For example, for a 3.3V output voltage, R2 is
RFREQ (kΩ) fS (MHz) 40.2kΩ, and R1 is 127kΩ.
18 4
Inductor
20 3.8 The inductor is required to supply constant
22.1 3.5
current to the output load while being driven by
the switched input voltage. A larger value
24 3.3 inductor will result in less ripple current that will
26.7 3 result in lower output ripple voltage. However,
the larger value inductor will have a larger
30 2.8 physical size, higher series resistance, and/or
33.2 2.5 lower saturation current.
39 2.2
A good rule for determining the inductance to
45.3 2 use is to allow the peak-to-peak ripple current in
the inductor to be approximately 30% of the
51 1.8
maximum switch current limit. Also, make sure
57.6 1.6 that the peak inductor current is below the
68 1.4 maximum switch current limit. The inductance
value can be calculated by:
80.6 1.2
VOUT V
100 1 L1 1 OUT
fS ΔIL VIN
133 0.8
Where VOUT is the output voltage, VIN is the input
200 0.5
voltage, fS is the switching frequency, and ΔIL is
340 0.3 the peak-to-peak inductor ripple current.
536 0.2 Choose an inductor that will not saturate under
the maximum inductor peak current. The peak
Setting the Output Voltage inductor current can be calculated by:
The output voltage is set using a resistive
voltage divider from the output voltage to FB pin. VOUT V
ILP ILOAD 1 OUT
The voltage divider divides the output voltage 2 fS L1 VIN
down to the feedback voltage by the
ratio: Where ILOAD is the load current.
VFB VOUT
R2 Table 2 lists a number of suitable inductors
R1 R2 from various manufacturers. The choice of
Thus the output voltage is: which style inductor to use mainly depends on
the price vs. size requirements and any EMI
(R1 R2) requirement.
VOUT VFB
R2
20
Switching loss is expected to be increased at
VOUT=3.3V
high switching frequency. To help to improve
15
the thermal conduction, a grid of thermal vias
can be created right under the exposed pad. It
10
is recommended that they be small (15mil
VOUT=2.5V
barrel diameter) so that the hole is essentially
5
1500 2000 2500 3000 3500 4000 filled up during the plating process, thus aiding
fs (KHz) conduction to the other side. Too large a hole
can cause ‘solder wicking’ problems during the
Figure 2—Recommend Max VIN vs. fs
reflow soldering process. The pitch (distance
Since the internal bootstrap circuitry has higher between the centers) of several such thermal
impedance, which may not be adequate to vias in an area is typically 40mil. Please refer to
charge the bootstrap capacitor during each (1- the layout example on EV4460 datasheet.
D)×Ts charging period, an external bootstrap
charging diode is strongly recommended if the
switching frequency is above 2MHz (see
External Bootstrap Diode section for detailed
implementation information).
With higher switching frequencies, the inductive
reactance (XL) of capacitor comes to dominate,
so that the ESL of input/output capacitor
determines the input/output ripple voltage at
higher switching frequency. As a result of that,
high frequency ceramic capacitor is strongly
recommended as input decoupling capacitor
and output filtering capacitor for such high
frequency operation.
10
VIN 8,9 BST 1,2 VOUT
6V - 36V VIN SW 1.8V
D1
3 5
EN EN FB
MP4462
7 4
FREQ COMP
C3
GND 100pF
C6
6 NS
C4
100nF
10
VIN 8,9 BST 1,2 VOUT
10V - 36V VIN SW 5V
D1
3 5
EN EN FB
MP4462
7 4
FREQ COMP
C3
GND 150pF
C6
6 NS
L1
BST
VIN VIN SW VOUT
D1 C2
C1
R5
EN EN FB
MP4462 R1
R4 R2
FREQ COMP
GND C3
R6
R3
GND
L1
R5
R3
C3
R4
R2
COMP 4
R1
SW 2
SW 1
SW
EN 3
FB 5
C4
10 BST
6 GND
7 FREQ
8
9
Vin
Vin
D1
R6
C2
C1
6
GND
L1
R3
C3
R4
R5
R2
R1
SW
4
1
COMP FREQ
FB
EN
SW
GND
VIN
BST
C4
D1
5
R6
C2
C1
PACKAGE INFORMATION
3mm x 3mm QFN10
2.90 0.30 1.45 PIN 1 ID
3.10 0.50 1.75 SEE DETAIL A
PIN 1 ID
MARKING
0.18
10 1
0.30
2.90 2.25
PIN 1 ID 2.55
3.10 0.50
INDEX AREA
BSC
6 5
NOTE:
2.90
1) ALL DIMENSIONS ARE IN MILLIMETERS.
0.70 1.70 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
0.25 4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VEED-5.
5) DRAWING IS NOT TO SCALE.
2.50
0.50
1 4
0.051(1.30)
0.067(1.70)
0.0075(0.19)
SEATING PLANE
0.0098(0.25)
0.000(0.00)
0.013(0.33) 0.006(0.15)
0.020(0.51) SIDE VIEW
0.050(1.27)
BSC
GAUGE PLANE
0.010(0.25) BSC
0.024(0.61) 0.050(1.27)
0.016(0.41)
0o-8o 0.050(1.27)
0.063(1.60)
DETAIL "A"
0.103(2.62) 0.213(5.40)
NOTE:
1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN
BRACKET IS IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH,
PROTRUSIONS OR GATE BURRS.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH
0.138(3.51) OR PROTRUSIONS.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING)
SHALL BE 0.004" INCHES MAX.
RECOMMENDED LAND PATTERN 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
6) DRAWING IS NOT TO SCALE.
NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third
party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not
assume any legal responsibility for any said applications.