Scribd Logo
Upload

Welcome to Scribd!

  • CO Important Questions

    Uploaded by

    vadevivekbabu
    4 views1 page
    The document discusses the organization and components of Von Neumann computers over 5 units. Unit 1 describes the basic Von Neumann architecture including fixed and floating point number representation, and arithmetic operations. Unit 2 covers stored program organization with the CPU, registers, timing and control, and memory. Unit 3 examines addressing modes and instruction sets. Unit 4 introduces cache memory, virtual memory, and DMA. Unit 5 concludes with pipelining, arithmetic instruction pipelining, and cache coherency.

    Original Description:

    Computer Organisation Important Questions

    Original Title

    CO important questions

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document discusses the organization and components of Von Neumann computers over 5 units. Unit 1 describes the basic Von Neumann architecture including fixed and floating point number representation, and arithmetic operations. Unit 2 covers stored program organization with the CPU, registers, timing and control, and memory. Unit 3 examines addressing modes and instruction sets. Unit 4 introduces cache memory, virtual memory, and DMA. Unit 5 concludes with pipelining, arithmetic instruction pipelining, and cache coherency.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    4 views1 page

    CO Important Questions

    Uploaded by

    vadevivekbabu
    The document discusses the organization and components of Von Neumann computers over 5 units. Unit 1 describes the basic Von Neumann architecture including fixed and floating point number representation, and arithmetic operations. Unit 2 covers stored program organization with the CPU, registers, timing and control, and memory. Unit 3 examines addressing modes and instruction sets. Unit 4 introduces cache memory, virtual memory, and DMA. Unit 5 concludes with pipelining, arithmetic instruction pipelining, and cache coherency.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 1

    COmpu Organaln

    UNIT- 1
    Von Neumann Com/pu
    Axed and floatng
    point Teprumlalion of nun ben
    xed
    Algonthm Addrtron,Soblation Muttiphcahon
    and Divion

    UNI7-2

    slored p0gram O1ganisalto


    a)Compul
    3)
    Psgisto
    Timing a Conlo
    ) Tnaluetion es
    5)Cono Memor
    6) Addhes Se gunin
    UNIT-3

    Slaue osaniato with exampe


    O indnulio
    Inalwilon onelt-3,2,1,ard
    3) Aaddrening Mo des
    u) RISC
    ONI1-
    Cache mmoly
    ) Vituad mumoy
    3Programmed /o with tranpa
    u) PHoty Inlpt
    DMA
    UNIT-
    ) Plpelin
    a)Avithmti gTnslucton pipeline
    3 RISe Ppeln
    Cache Coherenea

    You might also like