Download as pdf or txt
Download as pdf or txt
You are on page 1of 3

BAŞKENT UNIVERSITY

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING


EEM211/EEE211 DIGITAL LOGIC DESIGN

EXPERIMENT 6

Behavioral Design:

Behavioral description allows us to describe the circuit we want to design in an abstract way
without considering low-level circuit elements. This abstraction behavior allows us to turn
complex algorithms into circuits. However, the low level created limits the possibility of
intervention in the circuit. Because we leave the task of creating the final gate level state of
the circuit to the synthesis tool. Here, too, the question of synthesizing the code arises.
Synthesizable code means VHDL code with hardware equivalent. Structures such as logic
gates, mathematical operators, decoder, encoder, multiplexer, memory element create
synthesizable codes. In synthesizable VHDL code, each line written must have a corresponding
physical circuit.

We enable behavioral identification using process blocks. Because behavioral statements are
processed line-by-line, they are blocks to isolate those statements from the rest of the code.
A process block can be defined in any part of the VHDL code section where we define the
circuit architecture.

1
Figure 1
Define Inputs and Outputs

Figure 2
Behavioral Design
Process Identification

2
1-) Write the VHDL code of following statement.

Control the garage door of a building with 8 workplaces using MUX and complying with the
following conditions:

• Cars will only be able to enter the garage when the garage is open.
(Garage open: 1, Garage closed: 0)

• Each workplace has its own garage entry number and these numbers must be used to
open the garage door (garage entry numbers are entered as 3 bit binary.)

• Only 1st, 3rd, 4th and 7th workplaces have cars.

• The output should be 1 when the garage door is to be opened, and 0 when the
garage door is closed.

You might also like