Shiv Nadar Institution of Eminence, Deemed to be University

Department of Electrical Engineering Document Number: Version: 1.2

SNU/MAN/EHS/EL/01 Effective Date: 02/01/2023
Title: Communication Engineering Lab Manuals Pages 2

LAB: 09
Pulse Code Modulation & Demodulation
OBJECTIVE(S):
1. Study of Analog to Digital Conversion (ADC).
2. Understand the frame synchronization and clock timing logic.
3. Study of three-link communication.
4. Study of single-link communication.

MATERIALS / COMPONENTS & EQUIPMENT: PCM Training kits, DSO and patch chords.

INTRODCTION:
Pulse Code Modulation is a method of converting an analog into coded digital signal (binary). Information in an
analog form cannot be processed by digital processors so it's necessary to convert them into digital form. PCM is a
term which was formed during the development of digital audio transmission standards.
Digital data can be transported robustly over long distances unlike the analog interleaved with other digital data
so various combinations of transmission channels can be used. In the text which follows this term will apply to
encoding technique which means digitalization of analog information in general.
Sampling: Sampling is a process of converting the amplitude of a continuous-time signal at discrete
instants or converts the continuous signal into a discrete signal. Sample and hold circuit converts the
natural sampling process into flat- top /Pulse Amplitude Modulated (PAM) sampling signal.
Quantization: In quantization, an analog sample with an amplitude that converted into a digital sample
with an amplitude that takes one of a specific defined set of quantization values. Quantization is done by
dividing the range of possible values of the analog samples into some different levels, and assigning the
center value of each level to any sample in quantization interval. Quantization approximates the analog
sample values with the nearest quantization values in the range of ‘S’. So almost all the quantized
samples will differ from the original samples by a small amount ‘S/2’. That amount is called as
quantization error. As a result of quantization error a hissing noise is observed, when play a random
signal. Converting analog samples into binary numbers that is 0 and 1.
Encoding: The encoder encodes the quantized samples. Each quantized sample is encoded into an 8-bit
code word by using A-law in the encoding process.
 Bit 1 is the most significant bit (MSB), it represents the polarity of the sample. “1” represents positive
polarity (high level) and “0” represents negative polarity (low level).
 Bit 2, 3 and 4 will defines the location of sample value. These three bits together form linear curve for
low level negative or positive samples.

Department of Electrical Engineering, School of Engineering 1

 Shiv Nadar Institution of Eminence, Deemed to be University
 Bit 5,6,7 and 8 are the least significant bits (LSB) it represents one of the segments quantized value.
Each segment is divided into 16 quantum levels.

Time-division multiplexing (TDM): The method of combining several sampled signals in a definite
time sequence is called time-division multiplexing (TDM).
TDM is a technique used for transmitting several message signals over a communication channel by
dividing the time frame into slots, one slot for each message signal.

PROCEDURE:
Analog to Digital Conversion

1) Ensure the following initial conditions on Transmitter (2153).

a. Mode switch in 320 KHz position (FAST mode).
b. DC signal (I) and DC signal (II) Controls in function generator block, fully clockwise.
c. 2 KHz & 4 KHz signal controls set to 10Vpp.
d. Pseudo – random sync code generator switched OFF.
e. Error check code selector switches A & B in A = 0 & B= 0 position (OFF Mode)
1) Connect DC signal (I) output to CH I input. With the help of digital voltmeter/oscilloscope, adjust the
DC signal (I) amplitude control to 0V. Turn the DC signal (II) amplitude control, fully counter clockwise.

Department of Electrical Engineering, School of Engineering 2

 Shiv Nadar Institution of Eminence, Deemed to be University
2) Observe the output on the A/D converter block LED’s (D1 to D7). The LED’s represent the state of the
binary PCM.
3) Observe the LED’s pattern D7 D6 D5 D4 D3 D2 D1. This output is the digital representation of 0V.
The LED output looks as follows.
D7 D6 D5 D4 D3 D2 D1
1 0 0 0 0 0 0
Take care that the input value is within the specified range of +/- 20mV. Observe that the output for +5V
is as follows:
D7 D6 D5 D4 D3 D2 D1
1 1 1 1 1 1 1

Observe that the output for -5V the output is as follows:

D7 D6 D5 D4 D3 D2 D1
0 0 0 0 0 0 0
This is obtained at the approximately full anti clock wise position of the DC Control.

4) Adjust the DC signal (I) amplitude control clockwise to increase the amplitude & anticlockwise to
decrease it. Try varying the D.C. input from + 5V to – 5V in steps of 1V and observe & record LED’s
pattern.

5) Disconnect the DC signal (I) & DC signal (II) supply from CH I & CH II input. Connect ~2 KHz signal to
CH I & ~4 KHz signal to CH II input.
6) Observe the signal at Unity gain buffer amplifier’s output with reference to the SC signal output of
PCM Timing Logic Block on the second trace. Give special attention to the phase relation between the two
signals.
7) Connect oscilloscope CH1(Y) input to SC signal output & oscilloscope CH2(X) input to EC signal output
of PCM Timing Logic Block of Transmitter (2153).
8) Observe the phase relation between the two SC & EC Pulses. Notice that EC goes HIGH at the end of
conversion & remains latched until next SC Pulse.

PCM Communication:

On Transmitter kit (2153), the sequence of operation is synchronized to the transmitter clock TX. Clock. The time
occupied by each clock pulse is called a Bit. The sequence of operation is repeated after every 15 bits. The
complete cycle of 15 bits is called as timing frame.

Bit 0: This bit is reserved for the synchronization information generated by the Pseudo random sync code
generator block more about its operation in the later section. When the Pseudo Random Sync Code is switched
OFF a '0' is transmitted.

Bit 1 to 7: These carry a 7-bit data word corresponding to the last sample taken from the analog channel CH I
Remember that the transmitter transmits lowest significant bit (LSB) first. This time interval during which the
coded information regarding the analog information is transmitted is called as the timeslot. Since the present
timeslot corresponds to channel 0 it is known as timeslot 0.

Bit 8 to 14: This timeslot termed as timeslot 1 contains the 7-bit word corresponding to the last sample taken of
analog channel1. As with channel 0 the least significant bit is transmitted first. The receiver requires two signals
for its correct operation & reliable communication, namely.
a. Receiver clock operating at the same frequency as that of the transmitter clock.
b. Synchronization signal which allows the receiver to synchronies its clock/operation with the transmitter’s clock
operation. All these requirements can be achieved by transmitting two essential information signals:

Department of Electrical Engineering, School of Engineering 3

 Shiv Nadar Institution of Eminence, Deemed to be University
I. A Transmit clock signal.
II. A Frame synchronization signal.

Procedure:

Three Link communication:

1. Set up the following initial conditions on Transmitter (2153):

a) Mode Switch in 320 KHz (FAST mode) position
b) DC signal (I) & DC signal (II) Controls in function generator block fully clockwise.
c) 2 KHz and 4 KHz control levels set to 10Vpp.
d) Pseudo - random sync code generator on/off switch in OFF Position.
e) Error check code generator switch A & B in A=0 & B=0 position (OFF Mode)
f) All switched faults off.
2. Set up following initial conditions on Receiver (2154):
a) Mode Switch in 320 KHz (FAST mode) position.
b) Pseudo random sync code detector switched OFF.
c) Error check code selector switches A & B in A=0 & B=0 position.
d) All switched faults 'off'.
e) Pulse generator delay adjusts control in fully clockwise position.
3. Make connections as:
a. Transmitter (2153):
I. 2 KHz Signal to CH I Input.
II. 4 KHz Signal to CH II Input.
b. Between Transmitter (2153) & Receiver (2154):
Transmitter 2153 Receiver 2154
Tx. Clock output Rx. Clock input
Tx. TO output Rx. TO input
PCM output PCM data input

4. Connect CH1(Y) of DSO to CH I unity gain buffer amplifier’s output, CH2(X) of DSO to PCM Output.
Observe the two waveforms. Vary the amplitudes of 2 KHZ and 4 KHz controls and note how the
transmitter data changes.
5. Set the amplitude of each sine wave to 8 Vpp.
6. Observe the receiver channel output with the corresponding transmitter channel input. The output
may get flattened at peaks if the input sinusoidal signal voltage exceeds 10Vpp. This is because the input
exceeds the dynamic range of the A/D Converter. Vary the amplitude of the input signal observe that
the same changes are reflected at the receiver.
7. Observe & compare the following graphs:
a) Message 1 & LPF 1 O/P.
b) Message 2 & LPF 2 O/P.
c) Ch1 & CH2 sampling signal,
d) o/p of sample & hold.
e) o/p A/D converter
f) TDM PCM o/p
g) o/p D/A converter

Single Link Communication:

1) Make the following connections between transmitter & receiver:

Department of Electrical Engineering, School of Engineering 4
 Shiv Nadar Institution of Eminence, Deemed to be University
a) Remove link between Tx. Clock & Rx. Clock.
b) Remove link between Tx. TO & Rx. TO
c) TDM PCM (I) on the Receiver is connected to the input of PLL circuit
d) The PLL output is connected to the Rx. Clock input.
2) Follow the procedures given below to set the VCO frequency (synchronization):
a) Turn the DC signal (I) control fully clockwise.
b) Connect DC signal (I) to CH I and CH I to CH II
c) Slowly, turn the VCO frequency adjust control on Receiver until the sync bit counter LED in the
pseudo random sync code detector block turns ON.
c. Repeat the above steps till position of the control is found such that the sync bit counter LED
remains ON for both fully clock wise & anticlockwise positions of the DC signal (I) control.
3) At the transmitter, remove the CH I & CH II inputs & connect 2 KHz Signal to CH I & 4 KHz Signal to CH
II.
4) Observe & compare the following graphs:
a) Message 1 & LPF 1 O/P.
b) Message 2 & LPF 2 O/P.
c) S/H 1 O/P & LPF 1 O/P.
d) S/H 2 O/P & LPF 2 O/P.
e) o/p A/D converter
f) TDM PCM o/p
g) o/p D/A converter

Note: 1.9Hz &3.2 KHz are clock frequencies.

OBSERVATION TABLE for Transmitter:

S.No Sync Tx. CH1 Sampling CH2 Sampling Analog Signal-1 Analog Signal-2
Code Clock

Amplitude Frequency Amplitude Frequency Amplitude Frequency Amplitude Frequency

OBSERVATION TABLE for Receiver:

Sync Rx. D/A Message Message Detected Detected

Code Clock converter Signal-1 Signal-2 Signal-1 Signal-2
o/p
Amplitude (Vp-p)
Frequency

RESULT & DISCUSSION:

CONCLUSION:

Department of Electrical Engineering, School of Engineering 5