Professional Documents
Culture Documents
New Inverter Mosfet
New Inverter Mosfet
IPI80N06S4-07, IPP80N06S4-07
OptiMOS®-T2 Power-Transistor
Product Summary
V DS 60 V
ID 80 A
Features
• N-channel - Enhancement mode
PG-TO263-3-2 PG-TO262-3-1 PG-TO220-3-1
• AEC Q101 qualified
T C=100°C, V GS=10V2) 58
Thermal characteristics2)
Static characteristics
Gate threshold voltage V GS(th) V DS=V GS, I D=40µA 2.0 3.0 4.0
V DS=60V, V GS=0V,
- 5 100
T j=125°C2)
V GS=10V, I D=80A,
- 5.9 7.1
SMD version
Dynamic characteristics2)
Fall time tf - 5 -
Qg V GS=0 to 10V
Gate charge total - 43 56
Reverse Diode
V GS=0V, I F=80A,
Diode forward voltage V SD 0.6 0.95 1.3 V
T j=25°C
V R=30V, I F=50A,
Reverse recovery time2) t rr - 39 - ns
di F/dt =100A/µs
1)
Current is limited by bondwire; with an R thJC = 1.9K/W the chip is able to carry 82A at 25°C.
2)
Specified by design. Not subject to production test.
3)
Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 µm thick) copper area for drain
connection. PCB is vertical in still air.
90 100
80
80
70
60
60
50
P tot [W]
I D [A]
40
40
30
20
20
10
0 0
0 50 100 150 200 0 50 100 150 200
T C [°C] T C [°C]
1000 101
1 µs
0.5
100
10 µs
100
0.1
Z thJC [K/W]
I D [A]
0.05
100 µs 10-1
0.01
10
1 10-3
0.1 1 10 100 10-6 10-5 10-4 10-3 10-2 10-1 100
V DS [V] t p [s]
320 17
5V 6V
10 V 7V
280
8V 15
240
13
200
R DS(on) [mΩ]
7V
I D [A]
160 11
8V
120
9
6V
80
7
40 5V 10 V
0 5
0 1 2 3 4 5 6 0 80 160 240 320
V DS [V] I D [A]
320 12
-55 °C
280
240 25 °C 10
200
R DS(on) [mΩ]
I D [A]
160 175 °C
8
120
80
6
40
0
4
2 3 4 5 6 7 8
-60 -20 20 60 100 140 180
V GS [V]
T j [°C]
4 104
Ciss
3.5
400 µA
103
C [pF]
3
Coss
V GS(th) [V]
40 µA
2.5
2 102
1.5 Crss
1 101
-60 -20 20 60 100 140 180 0 5 10 15 20 25 30
T j [°C] V DS [V]
103 100
25 °C
100 °C
102 10
150 °C
I AV [A]
I F [A]
175 °C 25 °C
1
10 1
100 0.1
0 0.2 0.4 0.6 0.8 1 1.2 1.4 0.1 1 10 100 1000
V SD [V] t AV [µs]
80 66
64
60
62
V BR(DSS) [V]
E AS [mJ]
40
60
20
58
0 56
25 75 125 175 -55 -15 25 65 105 145
T j [°C] T j [°C]
10
12 V
48 V V GS
9
Qg
8
6
V GS [V]
4 V g s(th)
2
Q g (th) Q sw Q gate
1
Q gs Q gd
0
0 10 20 30 40 50
Q gate [nC]
Published by
Infineon Technologies AG
81726 Munich, Germany
Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of conditions
or characteristics. With respect to any examples or hints given herein, any typical values stated
herein and/or any information regarding the application of the device, Infineon Technologies hereby
disclaims any and all warranties and liabilities of any kind, including without limitation, warranties
of non-infringement of intellectual property rights of any third party.
Information
For further information on technology, delivery terms and conditions and prices, please contact
the nearest Infineon Technologies Office (www.infineon.com).
Warnings
Due to technical requirements, components may contain dangerous substances.
For information on the types in question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with the
express written approval of Infineon Technologies, if a failure of such components can reasonably be
expected to cause the failure of that life-support device or system or to affect the safety or
effectiveness of that device or system. Life support devices or systems are intended to be implanted
in the human body or to support and/or maintain and sustain and/or protect human life.
If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.