Professional Documents
Culture Documents
Vce 8 Wa 7 K Po ZAti 6 QVD 5 D
Vce 8 Wa 7 K Po ZAti 6 QVD 5 D
Semiconductor Electronics :
Materials, Devices and
Simple Circuits
Numerical
Q.1. In the given circuit, the current (I) through the battery will
be
JEE Main 2023 (Online) 15th April Morning Shift
Q.2. The output from NAND gate having inputs A and B given
below will be,
JEE Main 2023 (Online) 13th April Evening Shift
Q.3. For the following circuit and given inputs A and B, choose
the correct option for output 'Y'
JEE Main 2023 (Online) 13th April Morning Shift
List I List II
Q.20. For the given logic gates combination, the correct truth
table will be
JEE Main 2023 (Online) 29th January Evening Shift
Q.24.
1. Ans. (D)
Explanation
In the circuit D1 and D3 are forward biased and D2 is reverse
biased.
2. Ans. (B)
Explanation
Truth table for NAND gate is
On the basis of given input A and B the truth table is
A B Y
1 1 0
0 0 1
0 1 1
1 0 1
1 1 0
0 0 1
0 1 1
3. Ans. (D)
Explanation
4. Ans. (D)
Explanation
5. Ans. (B)
Explanation
6. Ans. (B)
Explanation
7. Ans. (B)
Explanation
8. Ans. (C)
9. Ans. (D)
10. Ans. (B)
11. Ans. (B)
Explanation
A p-n junction consists of a p-type semiconductor (which has
an excess of holes) in contact with an n-type semiconductor
(which has an excess of electrons). In a forward-biased p-n
junction, an external voltage is applied such that the positive
terminal is connected to the p-side and the negative terminal is
connected to the n-side. This configuration promotes the flow
of majority charge carriers (holes from the p-side and electrons
from the n-side) across the junction.
(D) Metals → IV
0 0 1
0 1 1
1 0 1
1 1 0
Q.2. If the potential barrier across a p-n junction is 0.6 V. Then the electric
field intensity, in the depletion region having the width of 6×10−6 m, will be
__________ ×105 N/C.
JEE Main 2022 (Online) 29th July Morning Shift
Q.4. In the circuit shown below, maximum zener diode current will be
_________ mA.
Q.5. Two ideal diodes are connected in the network as shown in figure.
The equivalent resistance between A and B is __________ Ω.
Q.7. The circuit diagram used to study the characteristic curve of a zener
diode is connected to variable power supply (0 − 15 V) as shown in figure. A
zener diode with maximum potential Vz = 10 V and maximum power
dissipation of 0.4 W is connected across a potential divider arrangement.
The value of resistance RP connected in series with the zener diode to
protect it from the damage is ________________ Ω.
JEE Main 2022 (Online) 30th June Morning Shift
(Given mass of electron = 9 × 10−31 kg, charge on electron = 1.6 × 10−19 C.)
Q.11. The cut-off voltage of the diodes (shown in figure) in forward bias is
0.6 V. The current through the resister of 40 Ω is __________ mA.
Q.12. As per the given circuit, the value of current through the battery will
be ____________ A.
Q.14. In the given circuit, the value of current IL will be ____________ mA.
(When RL = 1kΩ)
Q.2. Identify the solar cell characteristics from the following options :
JEE Main 2022 (Online) 28th July Morning Shift
Q.3. For a constant collector-emitter voltage of 8 V, the collector current of
a transistor reached to the value of 6 mA from 4 mA, whereas base current
changed from 20μA to 25μA value. If transistor is in active state, small
signal current gain (current amplification factor) will be :
Q.4. A logic gate circuit has two inputs A and B and output Y. The voltage
waveforms of A, B and Y are shown below.
Q.5. In the circuit, the logical value of A=1 or B=1 when potential
at A or B is 5 V and the logical value of A=0 or B=0 when potential
at A or B is 0 V.
Q.6. In the given circuit the input voltage Vin is shown in figure. The cut-in
voltage of p-n junction diode (D1 or D2) is 0.6 V. Which of the following
output voltage (V0) waveform across the diode is correct?
JEE Main 2022 (Online) 28th June Evening Shift
Q.7. In the following circuit, the correct relation between output (Y) and
inputs A and B will be :
JEE Main 2022 (Online) 28th June Morning Shift
Q.15. The photodiode is used to detect the optical signals. These diodes
are preferably operated in reverse biased mode because :
JEE Main 2022 (Online) 25th June Morning Shift
1. Ans. (B)
Explanation
2. Ans. (B)
Explanation
Solar cell characteristics
3. Ans. (B)
Explanation
4. Ans. (A)
Explanation
From waveforms, it is an AND gate.
5. Ans. (A)
Explanation
Given circuit is equivalent to an AND gate.
6. Ans. (D)
Explanation
7. Ans. (C)
Explanation
The shown circuit is a combination of AND gate and a NOT gate
8. Ans. (B)
Explanation
A diode is a two terminal device which conducts current in forward bias
only.
9. Ans. (A)
Explanation
(A) is true as n-p-n transistor permits more current than p-n-p transistor as
electrons which are majority charge carriers in n-p-n have higher mobility
than holes which are majority carriers in p-n-p transistor.
Numerical
Q.1 A zener diode of power rating 2W is to be used as a voltage regulator. If the zener diode
has a breakdown of 10 V and it has to regulate voltage fluctuated between 6 V and 14 V, the
value of Rs for safe operation should be ___________ Ω.
Q.2 A circuit is arranged as shown in figure. The output voltage V0 is equal to ................... V.
Q.3 For the given circuit, the power across Zener diode is .............. mW.
26th Aug Evening Shift 2021
Q.4 If the maximum value of accelerating potential provided by a ratio frequency oscillator is 12
kV. The number of revolution made by a proton in a cyclotron to achieve one sixth of the speed
of light is ..............
[mp = 1.67 × 10−27 kg, e = 1.6 ×× 10−19C, Speed of light = 3 × 108 m/s]
Q.5 In a semiconductor, the number density of intrinsic charge carries at 27∘C is 1.5 × 1016/m3.
If the semiconductor is doped with impurity atom, the hole density increases to 4.5 × 1022/m3.
The electron density in the doped semiconductor is ___________ × 109/m3.
Q.6 In a given circuit diagram, a 5 V zener diode along with a series resistance is connected
across a 50 V power supply. The minimum value of the resistance required, if the maximum
zener current is 90 mA will be __________ Ω.
Q.7 For the forward biased diode characteristics shown in the figure, the dynamic resistance at
ID = 3 mA will be __________ Ω.
20th July Evening Shift 2021
Q.8 A zener diode having zener voltage 8 V and power dissipation rating of 0.5 W is connected
across a potential divider arranged with maximum potential drop across zener diode is as
shown in the diagram. The value of protective resistance Rp is .................... Ω.
Q.9 The typical output characteristics curve for a transistor working in the common-emitter
configuration is shown in the figure.
Q.11 In the logic circuit shown in the figure, if input A and B are 0 to 1 respectively, the output
at Y would be 'x'.
Q.12 The value of power dissipated across the zener diode (Vz = 15V) connected in the circuit
as shown in the figure is x × 10−1 watt.
Q.13 The zener diode has a Vz = 30V. The current passing through the diode for the following
circuit is ________ mA.
Numerical Explanation
∴ Iz = 12 mA
∴ P = IzVz = 120 mW
Ans 4. V = 12 kV
Number of revolution = n
Ans 6.
For RL → ∞
R = 500Ω
Ans 7.
Ans 8.
P = Vi
0.5 = 8i
E = 20 = 8 + i Rp
Rp = 12 ×× 16 = 192Ω
Ans 9. For common emitter configuration
Ans 10.
Power gain = 106
Input resistance = 100Ω
Output load resistance = 10KΩ
⇒ β2 = 104
⇒ β = 100
Ans 11.
Ans 12.
Ans 13.
Ans 14. Given, forward resistance, R1 = 50 Ω
Reverse resistance, R2 = infinity
Battery voltage = 6V
According to circuit diagram,
Q.1 In the given figure, each diode has a forward bias resistance of 30ΩΩ and
infinite resistance in reverse bias. The current I1 will be :
1st Sep Evening Shift 2021
Q.2 If VA and VB are the input voltages (either 5V or 0V) and V0 is the output voltage
then the two gates represented in the following circuit (A) and (B) are :-
Q.3 Choose the correct waveform that can represent the voltage across R of the
following circuit, assuming the diode is ideal one :
31st Aug Morning Shift 2021
Q.4 In the following logic circuit the sequence of the inputs A, B are (0, 0), (0, 1), (1,
0) and (1, 1). The output Y for this sequence will be :
31st Aug Morning Shift 2021
Q.7 Four NOR gates are connected as shown in figure. The truth table for the given
figure is :
26th Aug Evening Shift 2021
Q.9 Identify the logic operation carried out by the given circuit :-
26th Aug Morning Shift 2021
Q.10 Find the truth table for the function Y of A and B represented in the following
figure.
27th July Evening Shift 2021
Q.14 The correct relation between α (ratio of collector current to emitter current)
and β (ratio of collector current to base current) of a transistor is :
18th Mar Evening Shift 2021
Q.15 Which one of the following will be the output of the given circuit?
Q.19 LED is constructed from Ga-As-P semiconducting material. The energy gap of
this LED is 1.9 eV. Calculate the wavelength of light emitted and its colour.
[h = 6.63 × 10−34 Js and c = 3 ×× 108 ms−1]
Q.25
Q.26 If an emitter current is changed by 4 mA, the collector current changes by 3.5
mA. The value of β will be:
MCQ Explanation
⇒ −100 I1 + 200 = 0
I1 = 2
Ans 2.
VA = 5V ⇒ A = 1
VA = 0V ⇒ A = 0
VB = 5V ⇒ B = 1
VB = 0V ⇒ B = 0
If A = B = 0, there is no potential anywhere here V0 = 0
If A = 1, B = 0, Diode D1 is forward biased, here V0 = 5V
If A = 0, B = 1, Diode D2 is forward biased hence V0 = 5V
If A = 1, B = 1, Both diodes are forward biased hence V0 = 5V
Truth table for Ist
Ans 5.
Ans 6. Active region of the CE transistor is linear region and is best suited for its use
as an amplifier.
Ans 7.
Ans 8. Pentavalent activities have excess free e−, so e− density increases but overall
semiconductor is neutral.
Ans 9.
Ans 10.
Y = A . B + ¯B¯
Ans 11.
Ans 12.
Ans 13. Consider the given figure and draw the direction of current as follows
Here, current I is flowing through resistance Rs and I1 is the current flowing through
R = 2000 Ω
= 50 mA .... (i)
[∵ Resistance and Zener diode are in parallel, therefore voltages across them are
same]
By using Kirchhoff's current law,
⇒ Iz = I − I1 ..... (iii)
From Eq. (i) and (ii) and, we get
⇒ Iz = (50 − 25) mA
Iz = 25 mA
Ans 14.
Ans 15.
which is XOR gate
Ans 16.
Ans 17.
= 652.63 nm ≈ 654 nm
Wavelength of red light is 620 nm to 750 nm
Ans 20.
If A = B = 0, then output y = 1
If A = B = 1, then output y = 1
Ans 21. In n-type semiconductor pentavalent impurity is added. Each pentavalent
impurity donates a free electron. So the Fermi-level of n-type semiconductor will go
upward.
And In p-type semiconductor trivalent impurity is added. Each trivalent impurity
creates a hole in the valence band. So the Fermi-level of p-type semiconductor will
go downward.
Ans 22. Since silicon diode is used so 0.7 Volt is drop across it, only D1 will conduct.
So current through cell,
Ans 23. The zener breakdown occurs in the heavily doped p-n junction diode.
Heavily doped p-n junction diodes have narrow depletion region.
V0 V
4V (c)
t
(a)
time V
V0 6V (d)
t
4V
(b) 4. When a diode is forward biased, it has a voltage drop of
0.5 V. The safe limit of current through the diode is 10 mA.
time If a battery of emf 1.5 V is used in the circuit, the value of
V0 6V minimum resistance to be connected in series with the
diode so that the current does not exceed the safe limit is :
4V
[Sep. 03, 2020 (I)]
(c)
(a) 300 W (b) 50 W
time (c) 100 W (d) 200 W
P-474 Physics
5. If a semiconductor photodiode can detect a photon with a 10. In the figure, potential difference between A and B is:
maximum wavelength of 400 nm, then its band gap energy is: [7 Jan. 2020 II]
Planck's constant, h = 6.63 × 10–34 J.s.
Speed of light, c = 3 × 108 m/s [Sep. 03, 2020 (II)]
(a) 1.1 eV (b) 2.0 eV
(c) 1.5 eV (d) 3.1 eV
6. Both the diodes used in the circuit shown are assumed to
be ideal and have negligible resistance when these are
forward biased. Built in potential in each diode is 0.7 V. For (a) 10 V (b) 5 V (c) 15 V (d) zero
the input voltages shown in the figure, the voltage (in 11. Figure shows a DC voltage regulator circuit, with a Zener
Volts) at point A is ________. [NA 9 Jan. 2020 I] diode of breakdown voltage = 6V. If the unregulated input
voltage varies between 10 V to 16 V, then what is the
maximum Zener current ? [12 Apr. 2019 II]
VC CV
(a) QA = , QB = (b) QA = VC, QB = CV
e 2
VC CV VC (a) 0.5 mA; 6 mA (b) 1 mA; 8.5 mA
(c) QA = VC, QB = (d) QA = , QB =
e 2 e (c) 0.5 mA; 8.5 mA (d) 1.5 mA; 8.5 mA
9. The circuit shown below is working as a 8 V dc regulated 13. The reverse breakdown voltage of a Zener diode is 5.6 V in
voltage source. When 12 V is used as input, the power the given circuit.
dissipated (in mW) in each diode is; (considering both
zener diodes are identical) _____. [NA 9 Jan. 2020 II]
14. In the given circuit the current through (a) 0.8 V (b) 0.6 V
Zener Diode is close to : [11 Jan. 2019 I] (c) 0.2 V (d) 0.4 V
R1 500 W 19. The reading of the ammeter for a silicon diode in the given
circuit is : [2018]
12V
6V
(a) 2.5mA (b) 3.3mA
(a) 0.036 (b) 0.020
(c) 0.027 (d) 0.030 (c) 5.5mA (d) 6.7mA
16. For the circuit shown below, the current through the 21. What is the conductivity of a semiconductor sample having
Zener diode is: [10 Jan. 2019 II] electron concentration of 5 × 1018 m–3, hole concentration
of 5 × 1019 m–3, electron mobility of 2.0 m2 V–1 s–1 and
5 kW
hole mobility of 0.01 m2 V–1 s–1 ?
[Online April 8, 2017]
(Take charge of electron as 1.6 × 10–19 C)
120 V 50 V 10 kW (a) 1.68 (W – m)–1 (b) 1.83 (W – m)–1
(c) 0.59 (W – m) –1 (d) 1.20 (W – m)–1
22. The V–I characteristic of a diode is shown in the figure.
(a) 9 mA (b) 5 mA The ratio of forward to reverse bias resistance is :
(c) Zero (d) 14 mA [Online April 8, 2017]
17. Mobility of electrons in a semiconductor is defined as the
ratio of their drift velocity to the applied electric field. If, for I(mA)
an n-type semiconductor, the density of electrons is 1019 m –
3
and their mobility is 1.6m2/(V.s) then the resistivity of the 20
semiconductor (since it is an n-type semiconductor
15
contribution of holes is ignored) is close to:[9 Jan. 2019 I]
(a) 2 Wm (b) 4 Wm (c) 0.4 Wm (d) 0.2 Wm 10
18. Ge and Si diodes start conducting at 0.3 V and 0.7 V –10
respectively. In the following figure if Ge diode .7 .8 V (Volt)
connection are reversed, the value of Vo changes by : 1m A
(assume that the Ge diode has large breakdown voltage)
[9 Jan. 2019 II]
Ge
Vo
(a) 10 (b) 10–6
(c) 106 (d) 100
12 V Si 5K
P-476 Physics
V V
A B
(a) 0.4 A and 0.2 A (b) 0.2 A and 0.4 A
(i) (ii) (c) 0.1 A and 0.2 A (d) 0.2 A and 0.1 A
28. In an unbiased n-p junction electrons diffuse from n-region
I dark Resistance
to p-region because : [Online April 10, 2015]
(a) holes in p-region attract them
(b) electrons travel across the junction due to potential
V difference
Intensity (c) only electrons move from n to p region and not the
Illuminated of light vice-versa
(d) electron concentration in n-region is more compared
(iii) (iv) to that in p-region
(a) Solar cell, Light dependent resistance, Zener diode, 29. The forward biased diode connection is: [2014]
simple diode +2V –2V
(a)
(b) Zener diode, Solar cell, simple diode, Light dependent
–3V –3V
resistance (b)
(c) Simple diode, Zener diode, Solar cell, Light dependent (c)
2V 4V
resistance –2V +2V
(d) Zener diode, Simple diode, Light dependent (d)
resistance, Solar cell 30. For LED’s to emit light in visible region of electromagnetic
24. The temperature dependence of resistances of Cu and light, it should have energy band gap in the range of:
undoped Si in the temperature range 300-400 K, is best [Online April 12, 2014]
described by : [2016] (a) 0.1 eV to 0.4 eV (b) 0.5 eV to 0.8 eV
(a) Linear increase for Cu, exponential decrease of Si. (c) 0.9 eV to 1.6 eV (d) 1.7 eV to 3.0 eV
(b) Linear decrease for Cu, linear decrease for Si. 31. A Zener diode is connected to a battery and a load as
(c) Linear increase for Cu, linear increase for Si. show below: [Online April 11, 2014]
(d) Linear increase for Cu, exponential increase for Si.
25. An experiment is performed to determine the 1–V 4 kW A IL
characteristics of a Zener diode, which has a protective
IZ
resistance of R = 100 W, and a maximum power of dissipation I
rating of 1W. The minimum voltage range of the DC source 10 V = VZ RL = 2kW
60 V
in the circuit is : [Online April 9, 2016]
(a) 0 – 5V (b) 0 – 24 V
(c) 0 – 12 V (d) 0 – 8V B
26. A red LED emits light at 0.1 watt uniformly around it. The
The currents, I, IZ and IL are respectively.
amplitude of the electric field of the light at a distance of 1 m
(a) 15 mA, 5 mA, 10 mA
from the diode is : [2015]
(b) 15 mA, 7.5 mA, 7.5 mA
(a) 5.48 V/m (b) 7.75 V/m
(c) 12.5 mA, 5 mA, 7.5 mA
(c) 1.73 V/m (d) 2.45 V/m
27. A 2V battery is connected across AB as shown in the (d) 12.5 mA, 7.5 mA, 5 mA
figure. The value of the current supplied by the battery 32. The I-V characteristic of an LED is [2013]
when in one case battery’s positive terminal is connected
to A and in other case when positive terminal of battery B
is connected to B will respectively be: G
I Y
[Online April 11, 2015] R
(a) (b)
O V O V
Semiconductor Electronics : Materials, Devices and Simple Circuits P-477
V O I
I R (b)
Y I
(c) (d) G
B t
O V
33. Figure shows a circuit in which three identical diodes are
used. Each diode has forward resistance of 20 W and infinite (c)
backward resistance. Resistors R1 = R2 = R3 = 50 W. Battery
voltage is 6 V. The current through R3 is :
[Online April 22, 2013] I
D1 R1 (d)
t
36. If in a p-n junction diode, a square input signal of 10 V is
D2 D3 R2 applied as shown [2007]
5V
+ – RL
6V R3
(a) 50 mA (b) 100 mA -5V
(c) 60 mA (d) 25 mA Then the output signal across RL will be
34. This question has Statement 1 and Statement 2. Of the +5V 10 V
four choices given after the Statements, choose the one
(a) (b)
that best describes the two Statements.
Statement 1: A pure semiconductor has negative
temperature coefficient of resistance.
Statement 2: On raising the temperature, more charge
carriers are released into the conduction band.
(c) (d)
[Online May 12, 2012]
-10 V -5V
(a) Statement 1 is false, Statement 2 is true.
(b) Statement 1 is true, Statement 2 is false. 37. Carbon, silicon and germanium have four valence electrons
(c) Statement 1 is true, Statement 2 is true, Statement 2 is each. At room temperature which one of the following
not a correct explanation of Statement 1. statements is most appropriate ? [2007]
(d) Statement 1 is true, Statement 2 is true, Statement 2 is (a) The number of free electrons for conduction is
the correct explanation of Statement 1. significant only in Si and Ge but small in C.
35. A p-n junction (D) shown in the figure can act as a rectifier. (b) The number of free conduction electrons is significant
An alternating current source (V) is connected in the circuit. in C but small in Si and Ge.
(c) The number of free conduction electrons is negligibly
D small in all the three.
R (d) The number of free electrons for conduction is
significant in all the three.
38. If the lattice constant of this semiconductor is decreased,
then which of the following is correct? [2006]
V ~ conduction
Ec
band width
The current (I) in the resistor (R) can be shown by :[2009] band gap Eg
valence
band width Ev
39. A solid which is not transparent to visible light and whose 44. When p-n junction diode is forward biased then [2004]
conductivity increases with temperature is formed by (a) both the depletion region and barrier height are reduced
[2006] (b) the depletion region is widened and barrier height is
(a) Ionic bonding reduced
(b) Covalent bonding (c) the depletion region is reduced and barrier height is
(c) Vander Waals bonding increased
(d) Metallic bonding (d) Both the depletion region and barrier height are
increased
40. If the ratio of the concentration of electrons to that of
45. A strip of copper and another of germanium are cooled
7
holes in a semiconductor is and the ratio of currents is from room temperature to 80K. The resistance of [2003]
5 (a) each of these decreases
7
, then what is the ratio of their drift velocities? [2006] (b) copper strip increases and that of germanium
4
5 4 5 4 decreases
(a) (b) (c) (d) (c) copper strip decreases and that of germanium increases
8 5 4 7
41. The circuit has two oppositively connected ideal diodes (d) each of these increases
in parallel. What is the current flowing in the circuit?[2006] 46. The difference in the variation of resistance with
4W temeperature in a metal and a semiconductor arises
essentially due to the difference in the [2003]
D1 D2 (a) crystal sturcture
(b) variation of the number of charge carriers with
12V temperature
3W 2W
(c) type of bonding
(d) variation of scattering mechanism with temperature
(a) 1.71 A (b) 2.00 A (c) 2.31 A (d) 1.33 A 47. In the middle of the depletion layer of a reverse- biased
42. In the following, which one of the diodes reverse p-n junction, the [2003]
biased? [2006] (a) electric field is zero
(b) potential is maximum
+10 V
(c) electric field is maximum
(d) potential is zero
48. At absolute zero, Si acts as [2002]
(a) R (a) non-metal (b) metal
+5 V (c) insulator (d) none of these
49. By increasing the temperature, the specific resistance of a
(b) conductor and a semiconductor [2002]
–10 V
R (a) increases for both (b) decreases for both
(c) increases, decreases (d) decreases, increases
–5 V 50. The energy band gap is maximum in [2002]
(a) metals (b) superconductors
(c) (c) insulators (d) semiconductors.
R
TOPIC 2 Junction Transistor
–10 V
51. The output characteristics of a transistor is shown in the
+5 V
figure. When VCE is 10 V and IC = 4.0 mA, then value of bac
R
is ______. [NA Sep. 06, 2020 (II)]
R (IB )
(d)
8 60 mA
50 mA
(IC) in mA
6 40 mA
43. The electrical conductivity of a semiconductor increases 4 30 mA
when electromagnetic radiation of wavelength shorter than 20 mA
2 10 mA
2480 nm is incident on it. The band gap in (eV) for the
semiconductor is [2005] 2 4 6 8 10 12 14
(a) 2.5 eV (b) 1.1 eV (c) 0.7 eV (d) 0.5 eV (VCE) in volts
Semiconductor Electronics : Materials, Devices and Simple Circuits P-479
In the figure, given that VBB supply can vary from 0 to 5.0
V, VCC = 5 V, bdc = 200, RB = 100 kW, RC = 1 KW and
VBE = 1.0 V. The minimum base current and the input
voltage at which the transistor will go to saturation, will
be, respectively : [12 Jan. 2019 II]
(a) 25 µA and 3.5 V (b) 20 µA and 3.5 V
(c) 25 µA and 2.8 V (d) 20 µA and 2.8 V
57. In a common emitter configuration with suitable bias, it is
given than RL is the load resistance and RBE is small signal
dynamic resistance (input side). Then, voltage gain, current
(a) 2.5×104, 2.5×106 (b) 5×104, 5×106 gain and power gain are given, respectively, by:
(c) 5×104, 5×105 (d) 5×104, 2.5×106 (b is current gain, IB, IC, IE are respectively base, collector
53. An npn transistor operates as a common emitter amplifier, and emitter currents:) [Online April 15, 2018]
with a power gain of 60 dB. The input circuit resistance is RL DI E 2 RL
100W and the output load resistance is 10 kW. The common (a) b , ,b
emitter current gain b is : [10 Apr. 2019 I] RBE DI B RBE
(a) 102 (b) 60 (c) 6×102 (d) 104 RL DI C R
54. An NPN transistor is used in common emitterconfiguration (b) b2 , ,b L
RBE DI B RBE
as an amplifier with 1 k &! load resistance. Signal voltage
of 10 mV is applied across the base-emitter. This produces a RL DIC 2 RL
3 mA change in the collector current and 15 ¼A change in (c) b2 , ,b
RBE DI E RBE
the base current of the amplifier. The input resistance and
voltage gain are: [9 April 2019 I] RL DIC 2 RL
(a) 0.33 k W 1.5 (b) 0.67 k W 300 (d) b , ,b
RBE DI B RBE
(c) 0.67 k W 200 (d) 0.33 k W 300
55. A common emitter amplifier circuit, built using an npn 58. The current gain of a common emitter amplifier is 69. If the
transistor, is shown in the figure. Its dc current gain is 250, emitter current is 7.0 mA, collector current is :
RC = 1 k &! and VCC = 10V. What is the minimum base current [Online April 9, 2017]
for VCE to reach saturation ? [8 Apr. 2019 II] (a) 9.6 mA (b) 6.9 mA
(c) 0.69 mA (d) 69 mA
59. In a common emitter amplifier circuit using an n-p-n
transistor, the phase difference between the input and the
output voltages will be : [Online April 2, 2017]
(a) 135° (b) 180°
(c) 45° (d) 90°
60. For a common emitter configuration, if a and b have their
usual meanings, the incorrect relationship between a and
b is : [2016]
b b2
(a) a = (b) a =
1 +b 1 +b 2
(a) 40 mA (b) 100 mA
(c) 7 mA (d) 10 mA 1 1
(c) = +1 (d) None of these
a b
P-480 Physics
61. A realistic graph depicting the variation of the reciprocal between P and Q. By connecting the common (negative)
of input resistance in an input characteristics measurement terminal of the multimeter to R and the other (positive)
in a common emitter transistor configuration is : terminal to P or Q, some resistance is seen on the multimeter.
[Online April 10, 2016] Which of the following is true for the transistor? [2008]
(a) 1 (a) It is an npn transistor with R as base
(W - 1 )
ri (b) It is a pnp transistor with R as base
0.01
(c) It is a pnp transistor with R as emitter
(d) It is an npn transistor with R as collector
0 0.6
VBE (V)
1 66. In a common base mode of a transistor, the collector current
(b) is 5.488 mA for an emitter current of 5.60 mA. The value of
1 -1
ri
(W ) the base current amplification factor (b) will be [2006]
0.01 (a) 49 (b) 50
(c) 51 (d) 48
0 0.6 1 67. In a common base amplifier, the phase difference between
VBE (V)
the input signal voltage and output voltage is [2005]
p
(c) 1 -1 (a) p (b)
ri
(W ) 4
p
(c) (d) 0
10 2
68. When npn transistor is used as an amplifier [2004]
0 0.6 1
VBE (V) (a) electrons move from collector to base
(b) holes move from emitter to base
(d) (c) electrons move from base to collector
1 -1
(W )
ri (d) holes move from base to emitter
0.1
69. For a transistor amplifier in common emitter configuration
for load impedance of 1k W (h fe = 50 and hoe = 25) the
1
0 0.6
VBE (V)
current gain is [2004]
(a) – 24.8 (b) – 15.7
62. The ratio (R) of output resistance r 0 , and the input (c) – 5.2 (d) – 48.78
resistance r i in measurements of input and output 70. The part of a transistor which is most heavily doped to
characteristics of a transistor is typically in the range : produce large number of majority carriers is [2002]
[Online April 10, 2016] (a) emmiter
(a) R ~ 102 – 103 (b) R ~ 1 – 10 (b) base
(c) R ~ 0.1 – 1.0 (d) R ~0.1 – 0.01 (c) collector
63. An unknown transistor needs to be identified as a npn or (d) can be any of the above three.
pnp type. A multimeter, with +ve and –ve terminals, is used
to measure resistance between different terminals of
transistor. If terminal 2 is the base of the transistor then TOPIC 3 Digital Electronics and Logic
Gates
which of the following is correct for a pnp transistor?
[Online April 9, 2016] 71. Identify the correct output signal Y in the given
(a) +ve terminal 2, –ve terminal 3,resistance low combination of gates (as shown) for the given inputs A
(b) +ve terminal 2, –ve terminal 1, resistane high and B. [Sep. 06, 2020 (I)]
(c) +ve terminal 1, –ve terminal 2, resistance high
B
(d) +ve terminal 3, –ve terminal 2, resistance high
Y
64. An n-p-n transistor has three leads A, B and C. Connecting
A
B and C by moist fingers, A to the positive lead of an
ammeter, and C to the negative lead of the ammeter, one
finds large deflection. Then, A, B and C refer respectively
to: [Online April 9, 2014] A
(a) Emitter, base and collector
(b) Base, emitter and collector B
(c) Base, collector and emitter
(d) Collector, emitter and base. 5 10 15 20 t
65. A working transistor with its three legs marked P, Q and R
is tested using a multimeter. No conduction is found
Semiconductor Electronics : Materials, Devices and Simple Circuits P-481
(b)
t
(c) t
5 10 15 20
(a) 0
(b) toggles between 0 and 1
(c) will not execute
(d)
(d) 1
t
76. Which of the following gives a reversible operation?
72. Identify the operation performed by the circuit given below: [7 Jan. 2020 I]
[Sep. 04, 2020 (II)]
(a)
A
(b)
B
(c)
C
A
Z
éA B Y ù éA B Y ù
B ê0 0 1ú ê0 0 1ú
ê ú ê ú
(a) 0, 0, 1, 0 (b) 1, 0, 1, 1 ê0 1 1ú ê0 1 0ú
(a) ê 1 0 1 ú (b) ê 1 0 0 ú
(c) 1, 1, 0, 1 (d) 0, 1, 0, 0 ê ú ê ú
74. Boolean relation at the output stage-Y for the following êë 1 1 1 úû êë 1 1 0 úû
circuit is: [8 Jan. 2020 I]
éA B Y ù éA B Y ù
ê0 0 1ú ê0 0 0ú
ê ú ê ú
ê0 1 1ú ê0 1 0ú
(c) ê 1 0 0 ú (d) ê 1 0 1 ú
ê ú ê ú
êë 1 1 0 úû êë 1 1 1 úû
P-482 Physics
78. The logic gate equivalent to the given logic circuit is: b
[9 Apr. 2019 II]
a
x
(a) OR (b) NAND
(a) NAND (b) OR (c) NOR (d) AND (c) NOT (d) AND
79. The ouput of the given logic cirfcuit is: [12 Jan. 2019 I] 83. To get an output of 1 from the circuit shown in figure the
A input must be : [Online April 10, 2016]
a
Y
b
Y
B
(a) AB + AB (b) AB + AB c
(c) AB (d) AB (a) a = 0, b = 0, c = 1 (b) a = 1, b = 0, c = 0
80. To get output ‘1’ at R, for the given logic gate circuit (c) a = 1, b = 0, c = 1 (d) a = 0, b = 1, c = 0
the input values must be: [10 Jan. 2019 I] 84. The truth table given in fig. represents :
[Online April 9, 2016]
A B Y
0 0 0
0 1 1
1 0 1
(a) X = 0, Y = 1 (b) X = 1, Y = 1
(c) X = 1, Y = 0 (d) X = 0, Y = 0 1 1 1
81. Truth table for the given circuit will be
[Online April 15, 2018] (a) OR – Gate (b) NAND– Gate
x (c) AND– Gate (d) NOR– Gate
z 85. 50 W
VCC – 6V
y A
50 W
B
x y z x y z Vout
0 0 1 0 0 0
R = 10 kW
(a) 0 1 1 (b) 0 1 0
1 0 1 1 0 0
1 1 0 1 1 1 Given: A and B are input terminals.
Logic 1 = > 5 V
x y z x y z Logic 0 = < 1 V
Which logic gate operation, the above circuit does?
0 0 1 0 0 0
[Online April 19, 2014]
(c) 0 1 1 (d) 0 1 1 (a) AND Gate (b) OR Gate
1 0 1 1 0 1 (c) XOR Gate (d) NOR Gate
1 1 1 1 1 1 86. Identify the gate and match A, B, Y in bracket to check.
[Online April 9, 2014]
82. If a, b, c, d are inputs to a gate and x is its output, then, as
A A.B
per the following time graph, the gate is : [2016]
B
Y
d
(a) AND (A = 1, B = 1, Y = 1)
(b) OR (A = 1, B = 1, Y = 0)
c
(c) NOT (A = 1, B = 1, Y = 1)
(d) XOR (A = 0, B = 0, Y = 0)
Semiconductor Electronics : Materials, Devices and Simple Circuits P-483
A B C
0 0 0 C
0 1 0 1
1 0 1 A
1 1 0
2
B
(a) A C
B
A
(b) B (a) A NAND B (b) A OR B
C
(c) A AND B (d) A NOR B
90. Truth table for system of four NAND gates as shown in
figure is : [2012]
A
(c) A
B C
Y
(d) A C
B
A B Y A B Y
0 0 1 0 0 1
B 0 1 1 0 1 0
(c) (d)
1 0 0 1 0 1
(a) A B Y (b) A B Y
0 0 1 0 0 0 1 1 0 1 1 1
0 1 0 0 1 0
1 0 0 1 0 1 91. The figure shows a combination of two NOT gates and a
1 1 1 1 1 0 NOR gate. [Online May 26, 2012]
(c) A B Y (d) A B Y
0 0 1 A
0 0 1
0 1 0 0 1 1 Y
1 0 1 1 0 0
1 1 0 1 1 0 B
89. Consider two npn transistors as shown in figure. If 0 Volts
corresponds to false and 5 Volts correspond to true then The combination is equivalent to a
the output at C corresponds to : [Online April 9, 2013] (a) NAND gate (b) NOR gate
(c) AND gate (d) OR gate
P-484 Physics
10. (a) The given circuit has two 10kW resistances in parallel, 14. (a) Since voltage across zener diode does not reach to
so we can reduce this parallel combination to a single breakdown voltage therefore its resistance will be infinite
equivalent resistance of 5kW. & current through it is 0.
15. (b) As D2 is reversed biased, so no current through 75W
resistor.
now Req= 150 + 50 + 100
= 300 W
Diode is in forward bias. So it will behave like a conducting BatteryVoltage
So, required current I =
wire. 300
30 6
VA – VB = ´ 5 = 10 V I= = 0.02
5 + 10 300
11. (d) Current in load resistance,
6 16. (a) The voltage across zener diode is constant
i1 = 3 = 1.5 × 10–3 A = 1.5 mA
4 ´10
For V = 16 volt, i i –i1
120V 5kW(R1) R2 10kW
(16 - 6)
is = = 5 mA
2 ´ 103
V 50
\ i2 = is – i1 = 5 – 1.5 = 3.5 mA i( R 2 ) = = = 5´10 –3 A
R 10 ´103
VR1 2
IR1 = =
5V
= 10-2 A = 10 ´ 10 -3 A = 10 mA D1 is forward biased, current, I = = 0.4 A
5
R1 500W
When positive terminal connected to B then diode D2
The current through the zener diode is
2
IZ = IR1 - IR 2 = (10 - 6.67)mA = 3.3mA is forward biased, current, I = = 0.2 A
10
21. (a) The conductivity of semiconductor
s = e (heµe + hhµh) 2P 2 ´ 0.1 ´ 9 ´ 109
E 20 = =
= 1.6 × 10 –19(5 × 1018 ×2 + 5 × 1019 × 0.01) 4 pr 2 e 0 c 1 ´ 3 ´ 108
= 1.6 × 1.05 = 1.68
\ E0 = 6 = 2.45V/m
DV 0.1
22. (b) Forward bias resistance = = = 10 W 28. (d) Electrons in an unbiased p-n junction, diffuse from
DI 10 ´ 10-3 n -region i.e. higher electron concentration to p-region
10 i.e. low electron concentration region.
Reverse bias resistance =
-6
= 107 W
10 n
29. (a) P
Forward bias resistance
Ratio of resistances = = 10–6 For forward bias, p-side must be at higher potential than
Reverse bias resistance
n-side. DV = (+ )Ve
23. (c) Graph (p) is for a simple diode.
Graph (q) is showing the V Break down used for zener 30. (d) Energy band gap range is given by,
diode. hc
Eg =
Graph (r) is for solar cell which shows cut-off voltage l
and open circuit current.
Graph (s) shows the variation of resistance h and hence
-7
( -7
For visible region l = 4 ´ 10 : 7 ´ 10 m )
current with intensity of light. 6.6 ´ 10 -34 ´ 3 ´ 108
Eg =
7 ´ 10 -7
r P
24. (a) 19.8 ´ 10-26
=
7 ´ 10 -7
T T 2.8 ´ 10-19
=
Metal (for limited Semiconductor
–Eg
1.6 ´ 10-19
range of temperature) KT B
Eg = 1.75 eV
P-488 Physics
31. (d) Here, R = 4 kW = 4 × 103 W semiconductors (covalent bonding) and insulators (ionic
bonding) increases with increase in temperature.
Vi = 60 V
Solid which is formed by covalent bond is not transparent
Zener voltage Vz = 10 V to visible light and its conductivity increase with
RL = 2 kW = 2 × 103 W temperature.
40. (c) Relation between drift velocity and current is
VZ 10
Load current, IL = = = 5 mA I = nAeVd
RL 2 ´ 103
Ie ne eAve
=
Vi - VZ Ih nh eAvh
Current through R, I =
R 7 7 ve
Þ = ´
60 - 10 50 4 5 vh
= = = 12.5 mA
4 ´ 103 4 ´ 103 ve 5
Þ =
Fom circuit diagram, vh 4
I = IZ + IL 41. (b) D2 is forward biased.
Þ 12.5 = IZ + 5 D1 is reversed biased. So, it will act like an open circuit.
So effective resistance of the circuit
Þ IZ = 12.5 – 5 = 7.5 mA
32. (a) For same value of current higher value of voltage is E 12
R = 4 + 2 = 6W \i = = =2A
required for higher frequency hence (a) is correct answer. R 6
33. (a) Here, diodes D1 and D2 are forward biased and D3 is 42. (d) p-side connected to low potential and n-side is
reverse biased. connected to high potential.
Therefore current through R3 43. (d) Band gap = energy of photon of wavelength 2480
nm. So,
V 6 1
i= = = A = 50 mA
R ' 120 20 hc
Band gap, E g =
34. (d) Temperature coefficient of resistance is negative for l
pure semiconductor. And no. of charge carriers in
æ 6.63 ´ 10 - 34 ´ 3 ´ 108 ö 1
conduction band increases with increase in temperature. = çç ÷´ eV
2480 ´ 10 -9 ÷ -19
35. (b) The given circuit will work as half wave rectifier as it è ø 1.6 ´ 10
conducts during the positive half cycle of input AC. = 0.5 eV
Forward biased in one half cycle and reverse biased in 44. (a) In forward biasing, the p type is connected to positive
the other half cycle]. terminal and n type is connected with negative terminal.
36. (a) The current will flow through RL when the diode is So holes from p region and electron from n region are
forward biased. pushed towards the Junction which reduces the width of
37. (a) Si and Ge are semiconductors but C is an insulator. In depletion layer. Also, distance between diffused holes
Si and Ge at room temperature, the energy band gap is low and electrons decrease, which decrease electric field
due to which electrons in the covalent bonds gains kinetic hence barrier potential.
energy and break the bond and move to conduction band. 45. (c) Copper is a conductor and in conductor resistance
As a result, hole is created in valence band. So, the number decreases with decrease in temperature. Germanium is a
of free electrons is significant in Si and Ge. semicon ductor. In semi-conductor resistance increases
38. (c) A crystal structure is made up of a unit cell with decrease in temperature.
arranged in a particular way; which is periodically 46. (b) When the temperature increases, certain bounded
repeated in three dimensions on a lattice. The spacing electrons become free which tend to promote
between unit cells in various directions is called its conductivity. Simultaneously number of collisions
lattice constants. As lattice constants increases the between electrons and positive kernels increases which
band-gap (E g ), also increases which means more decrease the relaxation time.
energy would be required by electrons to reach the
47. (a) In reverse biasing the width of depletion region
conduction band from the valence band. Automatically
increases, and current flowing through diode is zero. Thus,
E c and E v decreases.
electric field is zero at middle of depletion region.
39. (b) Van der Waal's bonding is attributed to the attractive
forces between molecules of a liquid. The conductivity of
Semiconductor Electronics : Materials, Devices and Simple Circuits P-489
48. (c) Pure silicon, at OK, will contain all the electrons in P0
bounded state. The conduction band will be empty. So Þ = 106
pi
there will be no free electrons (in conduction band) and
holes (in valence band).Therefore no electrons from æR ö
= b2 ç out ÷
valence band are able to shift to conduction band due to è R in ø
thermal agitation. Pure silicon will act as insulator.
æ 10000 ö
49. (c) Specific resistance (resistivity) is given by Þ 106 = b2 ç ÷ [as Rout = 10, 000W Rin = 100W]
è 100 ø
m Þ b = 100
r=
ne 2 t
where n = no. of free electrons per unit volume Dlc 3 ´ 10-3
54. (b) b= = = 200
and t = average relaxation time Dlb 15 ´ 10 -6
For a conductor with rise in temperature n increases.
Increase in temperature results increase in number of V0 R2
We have =b
collision between free electrons due to which relaxation Vi R1
time T decreases. But the decrease in t is more dominant
than increase in n resulting an increase in the value of r . V0 æ 1000 ö
or = 200 ç ÷
For a semiconductor with rise in temperature, n increases Vi è R1 ø
and t decreases. But the increase in n is more dominant
than decrease in t resulting in a decrease in the value of r. V0
If R1 = 0.67kW Þ = 300
Vi
r 2 = r1 (1 + aDT ) 55. (a) Given, b = 250
For conductor a is positive VCC R
Voltage gain, =b C
\ r2 > r 1 for D T positive i.e., increase in temperature. VB RB
For semi conductor a is negative 10 103
\ r2 < r 1 for D T positive. = 250 ´
VB RB
50. (c) In insulators, valence band is completely filled while
VB 1
conduction band is empty. The energy band gap is \ = = 40µA
maximum in insulators. RB 25 ´103
51. (150) 56. (a) At saturation, VCE = 0
At VCE = 10 V and IC = 4 mA VCE = VCC – ICRC
61. (c) -h f e
Ai =
1 + boe RL
V
Where hfe and hoe are hybrid parameters.
-50
\ Ai =
1 + 25 ´ 10-6 ´ 1 ´ 103
1/r = – 48.78
70. (a) Emitter main function is to supply the majority charge
Þ carrriers towards the collector. Therefore emitter is most
heavily doped.
VBE 71. (a) Boolean expression,
y = A×B = A + B = A+ B
ri
62. (c) For C.B. configuration r ? 0.1ς B
o B
1 1 1
74. (d)
A 0 0 0 0 0 0
B 1 1 1 1 1 1
0 0 0
y 1 1 1 0 1 1 0 1 1
y=A+B
A B C
0 0 0 0
1 0 0 0
0 1 0 0
0 0 1 0
Y = AB. A = AB + A = AB + A
1 1 0 0
For A = 1, B = 0
1 0 1 0 Y = (1) × 0 + 0
0 1 1 0 ÞY=0+0=0
1 1 1 1 76. (d) A logic gate is reversible if we can recover input data
Thus, whole arrangement behaves like a AND gate. from the output. Hence NOT gate.
77. (c)
73. (a)
A B (A + B) (A + B). A (A + B).A
A A× B
A 0 0 0 0 1
B A× B x = W + A× B
0 1 1 0 1
1 0 1 1 0
A
A+ B
W = ( A × B ) × ( A + B) 1 1 1 1 0
B
B 78. (b) Truth table ®
The output is of OR-gate
A B A× B A+ B W = ( A × B) × ( A + B) Q = W + A × B Q=x
A B A B A.B
1 0 1 0 0 1 0
0 0 1 1 0
0 1 1 0 0 1 0
0 1 1 0 1
1 1 0 0 0 0 1
1 0 0 1 1
0 0 1 1 1 0 0
1 1 0 0 1
P-492 Physics
A 86. (a)
79. (c) A A A. B
A. AB B Y
A.B
Y = (A. AB). (AB + B)
A.B AB Y = AB.AB = AB + AB = AB + AB = AB
B In this case output Y is equivalent to AND gate.
(AB + B)
B
87. (a) For circuit 1
( )
Y = A × AB + ( AB + B ) A.B = Y+A = C
= A × AB + AB × B A B Y+A = C
= A × ( A + B) + AB × B 0 0 0 1 0
0 1 0 1 0
= AB
1 0 0 0 1
80. (c) From the given logic circuit,
1 1 1 0 0
p= x+y 88. (a) In the given system all four gate is NOR gate
Q = y.x = y + x Truth Table
A B (y ' = A + B) y '' = (A + y ') y ''' = (A + y '') y = y ''+ y '''
Output, R = P + Q
0 0 1 0 0 1
To make output 1 0 1 0 1 0 0
P + Q must be ‘0’ 1 0 0 0 1 0
1 1 0 0 0 1
So, x = 1, y = 0
81. (c) Truth table of the circuit is as follows A B y
i.e.,
0 0 1
x y x a = x. y b = x . y z = a.b
0 1 0
0 0 1 0 0 1
1 0 0
0 1 1 0 1 1
1 1 1
1 0 0 0 0 1
1 1 0 1 0 1 89. (a) The output at C corresponds to A NAND B or
82. (a) In case of an 'OR' gate the input is zero when all inputs A×B = C
are zero. If any one input is ' 1', then the output is '1'. 90. (a)
83. (c) Truth table for given logical circuit A
Y = A.AB B.AB
Y2 = A.AB
a b (a + b ) c Y = (a + b) .c
0 0 0 0 0 Y1 = AB
0 1 1 1 1
B
1 0 1 1 1
Y3 = B.AB
1 1 1 0 0 By expanding this Boolen expression
Output of OR gate must be 1 and c = 1
Y = A.B + B.A
So, a = 1, b = 0 or a = 0, b = 1.
Thus the truth table for this expression should be (a).
84. (a) It represents OR-Gate.
91. (c) Truth table is as shown :
A B A + B =Y
A 0 0 0 A B A B A+B A+B
B Y 0 1 1
1 0 1 0 0 1 1 1 0
1 1 1 0 1 1 0 1 0
85. (a) AND Gate 1 0 0 1 1 0
1 1 0 0 0 1
Semiconductor Electronics : Materials, Devices and Simple Circuits P-493
Thus the combination of two NOT gates and one NOR 95. (a) The final boolean expression of these gates is,
gate is equivalent to a AND gate.
X = ( A . B ) = A + B = A + B Þ OR gate
92. (a) NOR gate is the combination of NOT and OR gate.
Boolean expression for NOR gate is It means OR gate is formed.
96. (d) The final boolean expression
Y = A+ B
A B Y
93. (b) When either of A or B is 1 i.e. closed then lamp will
0 0 0
glow.
0 1 0
In this case, Truth table 1 0 0
1 1 1
Inputs Output
A B Y Y = ( A + B ) = A.B = A × B .
0 0 0 Thus, it is an AND gate for which truth
0 1 1 table is
97. (d) A
1 0 1
1 1 1 C
( A + B) = NOR gate 1
0
0
1
1
1
A 0 0 0
B (A+B) when either A or B conducts, the gate conducts. It means
(A+B) C = A + B which is for OR gate.