Professional Documents
Culture Documents
3 Week Nptel Aec
3 Week Nptel Aec
shanthi@ee.iitm.ac.in
Problem 1
Problem 2
1
Problem 3 In Fig. 5(b), determine the signs on the opamp for negative
feedback operation. Determine the gate potential of the transistor
In Fig. 3, determine the incremental gain vo/vi. Determine for Vref=3 V and Vdd=5 V. Repeat for Vref=0.5 V and Vdd=5 V.
the largest input amplitude that can be used while still seeing a In Fig. 5(c), determine the signs on the opamp for negative
distortion-free output sinusoid. feedback operation. Determine the source potential of the transistor
for Vref=3 V and Vdd=5 V. Repeat for Vref=1.8 V and Vdd=5 V.
Problem 4
Problem 5