Professional Documents
Culture Documents
Onsemi Fairchild
Onsemi Fairchild
May 2014
FDMA8884
Single N-Channel Power Trench® MOSFET
30 V, 6.5 A, 23 mΩ
Features General Description
Max rDS(on) = 23 mΩ at VGS = 10 V, ID = 6.5 A This N-Channel MOSFET is produced using Fairchild
Semiconductor‘s advanced Power Trench® process that has
Max rDS(on) = 30 mΩ at VGS = 4.5 V, ID = 6.0 A
been optimized for rDS(on) switching performance.
High performance trench technology for extremely low rDS(on)
Fast switching speed
Application
RoHS Compliant
Primary Switch
D D
Drain Source
D D
G S
D D S
MicroFET 2X2 (Bottom View)
Thermal Characteristics
RθJA Thermal Resistance, Junction to Ambient (Note 1a) 65
°C/W
RθJA Thermal Resistance, Junction to Ambient (Note 1b) 180
Off Characteristics
BVDSS Drain to Source Breakdown Voltage ID = 250 μA, VGS = 0 V 30 V
ΔBVDSS Breakdown Voltage Temperature
ID = 250 μA, referenced to 25 °C 15 mV/°C
ΔTJ Coefficient
IDSS Zero Gate Voltage Drain Current VDS = 24 V, VGS = 0 V 1 μA
IGSS Gate to Source Leakage Current, Forward VGS = 20 V, VDS = 0 V 100 nA
On Characteristics
VGS(th) Gate to Source Threshold Voltage VGS = VDS, ID = 250 μA 1.2 1.8 3.0 V
ΔVGS(th) Gate to Source Threshold Voltage
ID = 250 μA, referenced to 25 °C -5 mV/°C
ΔTJ Temperature Coefficient
VGS = 10 V, ID = 6.5 A 19 23
rDS(on) Static Drain to Source On Resistance VGS = 4.5 V, ID = 6.0 A 25 30 mΩ
VGS = 10 V, ID = 6.5 A, TJ = 125 °C 25 30
gFS Forward Transconductance VDD = 5 V, ID = 6.5 A 26 S
Dynamic Characteristics
Ciss Input Capacitance 339 450 pF
VDS = 15 V, VGS = 0 V,
Coss Output Capacitance 132 175 pF
f = 1 MHz
Crss Reverse Transfer Capacitance 18 28 pF
Rg Gate Resistance 1.1 Ω
Switching Characteristics
td(on) Turn-On Delay Time 5 10 ns
tr Rise Time VDD = 15 V, ID = 6.5 A, 1 10 ns
td(off) Turn-Off Delay Time VGS = 10 V, RGEN = 6 Ω 11 20 ns
tf Fall Time 1 10 ns
Total Gate Charge VGS = 0 V to 10 V 5.4 7.5 nC
Qg(TOT)
Total Gate Charge VGS = 0 V to 4.5 V VDD = 15 V 2.7 3.7 nC
Qgs Total Gate Charge ID = 6.5 A 1.0 nC
Qgd Gate to Drain “Miller” Charge 0.9 nC
2. Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0 %.
3. As an N-ch device, the negative Vgs rating is for low duty cycle pulse occurrence only. No continuous rating is implied.
25
3.5
VGS = 10 V
NORMALIZED
15
VGS = 4 V
VGS = 3.5 V VGS = 4 V
2.0
10 VGS = 4.5 V
1.5
5
PULSE DURATION = 80 μs 1.0
DUTY CYCLE = 0.5% MAX VGS = 6 V VGS = 10 V
0
0 0.4 0.8 1.2 1.6 2.0 0.5
0 5 10 15 20 25
VDS, DRAIN TO SOURCE VOLTAGE (V) ID, DRAIN CURRENT (A)
1.5 80
DRAIN TO SOURCE ON-RESISTANCE
ID = 6.5 A
NORMALIZED
1.2
1.1 40
1.0 TJ = 125 oC
0.9
20
0.8 TJ = 25 oC
0.7
-75 -50 -25 0 25 50 75 100 125 150 0
2 4 6 8 10
TJ, JUNCTION TEMPERATURE (oC)
VGS, GATE TO SOURCE VOLTAGE (V)
25 30
PULSE DURATION = 80 μs VGS = 0 V
IS, REVERSE DRAIN CURRENT (A)
VDS = 5 V
TJ = 150 oC
15 1
TJ = 150 oC TJ = 25 oC
10
TJ = 25 oC
0.1
5 TJ = -55 oC
TJ = -55 oC
0 0.01
1 2 3 4 5 0.2 0.4 0.6 0.8 1.0 1.2
VGS, GATE TO SOURCE VOLTAGE (V) VSD, BODY DIODE FORWARD VOLTAGE (V)
10 500
VGS, GATE TO SOURCE VOLTAGE (V)
ID = 6.5 A
8 Ciss
CAPACITANCE (pF)
VDD = 10 V VDD = 15 V
6 100
Coss
VDD = 20 V
4
2
f = 1 MHz
VGS = 0 V Crss
0 10
0 1 2 3 4 5 6 0.1 1 10 30
Qg, GATE CHARGE (nC) VDS, DRAIN TO SOURCE VOLTAGE (V)
30 200
SINGLE PULSE
P(PK), PEAK TRANSIENT POWER (W)
10 100 RθJA = 180 oC/W
TA = 25 oC
ID, DRAIN CURRENT (A)
100 μs
1
THIS AREA IS 1 ms 10
LIMITED BY rDS(on)
10 ms
SINGLE PULSE 100 ms
0.1
TJ = MAX RATED 1s
RθJA = 180 oC/W 10 s
1
TA = 25 oC DC
0.01 0.5 -4 -3 -2 -1 3
0.01 0.1 1 10 100 10 10 10 10 1 10 100 10
VDS, DRAIN to SOURCE VOLTAGE (V) t, PULSE WIDTH (sec)
2
DUTY CYCLE-DESCENDING ORDER
1
NORMALIZED THERMAL
D = 0.5
IMPEDANCE, ZθJA
0.2
0.1 PDM
0.1 0.05
0.02
0.01 t1
t2
SINGLE PULSE NOTES:
DUTY FACTOR: D = t1/t2
o
RθJA = 180 C/W PEAK TJ = PDM x ZθJA x RθJA + TA
0.01
0.005
-4 -3 -2 -1
10 10 10 10 1 10 100 1000
t, RECTANGULAR PULSE DURATION (sec)
0.05 C 2.0 A
2X B
2.0
1.70
(0.20)
1.00 No Traces
0.05 C 6 4 allowed in
PIN#1 IDENT TOP VIEW 2X this Area
1.05 2.30
0.10 C
0.47(6X)
0.08 C SIDE VIEW 1 3
C 0.40(6X)
0.65
SEATING RECOMMENDED
PLANE
LAND PATTERN OPT 1
(0.15)
(0.50)
1.70
PIN #1 IDENT (0.20)4X 0.45
1 3 (0.20)
1.00
(6X) 6 4
(0.50)
1.05 0.66
6 4 2.30
(6X)
0.65 0.47(6X)
0.10 C A B
1.30 1 3
0.05 C 0.40(7X)
0.65
BOTTOM VIEW
RECOMMENDED
NOTES: LAND PATTERN OPT 2
A. PACKAGE DOES NOT FULLY CONFORM
TO JEDEC MO-229 REGISTRATION
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER
ASME Y14.5M, 2009.
D. LAND PATTERN RECOMMENDATION IS
EXISTING INDUSTRY LAND PATTERN.
E. DRAWING FILENAME: MKT-MLP06Lrev4.
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, spe-
cifically the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/package/packageDetails.html?id=PN_MLDEB-C06
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE
RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY
PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD’S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY
THEREIN, WHICH COVERS THESE PRODUCTS.