lOMoARcPSD|31391250

DE unit 3

Machine learning (St. Peter's College of Engineering and Technology)

Scan to open on Studocu

Studocu is not sponsored or endorsed by any college or university

Downloaded by Suganya C (suganyac@srmist.edu.in)
 lOMoARcPSD|31391250

III unit

2 Marks

1. How do you build a latch using universal gates?

Latches are basic storage elements that operate with signal levels.Latches are level-sensitive devices.
Latches are sequential circuits with two stable states. These are sensitive to the input voltage applied and
does not depend on the clock pulse.

S-R latch using Universal logic gates

2. What is the flip-flop memory characteristic?

A Flip Flop is a memory element that is capable of storing one bit of information. It is also called as Bistable
Multivibrator since it has two stable states either 0 or 1.

Downloaded by Suganya C (suganyac@srmist.edu.in)

 lOMoARcPSD|31391250

3. Distinguish between synchronous and asynchronous counters.

Synchronous Asynchronous

All flip flips in a synchronous counter are triggered Various flip-flops are activated with different clocks
simultaneously by the same clock. rather than simultaneously in an asynchronous
counter.

Synchronous counters operate fastly than The asynchronous Counter operates more slowly
Asynchronized counters. than the synchronous Counter.

4. What is meant by clocked flip-flop?

The clocked flip-flop changes the state only when clock pulse is applied depending upon the inputs.

5. Why a gated D latch is called a transparent latch?

A gated D latch is called a transparent latch because when the enable input is on, the signal propagates directly
through the circuit, from the input D to the output Q.

3 Marks
1. Convert a D F-F to i) JK ii)SR iii) T

Downloaded by Suganya C (suganyac@srmist.edu.in)

 lOMoARcPSD|31391250

2. Convert a T FF to i) JK ii) D iii) SR

3. Discuss the applications of flip-flops.

Applications of Flip-Flops
 Frequency dividers.
 Counters.
 Storage registers.
 Shift registers.
 Data storage.
 Bounce elimination switch.
 Latch.
 Data transfer.

4. Give the excitation table for the following flip-flops i) SR FF ii) D FF

Downloaded by Suganya C (suganyac@srmist.edu.in)

 lOMoARcPSD|31391250

5. Give the excitation table for the following flip-flops i) JK FF ii) T FF

Downloaded by Suganya C (suganyac@srmist.edu.in)