Professional Documents
Culture Documents
Impedance Specifications For Stable DC Distributed Power Systems
Impedance Specifications For Stable DC Distributed Power Systems
Authorized licensed use limited to: King Mongkut's University of Technology North Bangkok. Downloaded on July 13,2021 at 00:07:16 UTC from IEEE Xplore. Restrictions apply.
158 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 17, NO. 2, MARCH 2002
By keeping out of this forbidden region, small-signal III. ALTERNATE FORBIDDEN REGION FOR INDIVIDUAL
system stability can be ensured with a GM (gain margin) of LOAD IMPEDANCE SPECIFICATION
6 dB and PM (phase margin) of 60 . Additionally, it can prevent
To overcome the difficulty in defining individual load
the degradation of dc bus performance, as well as keeping the
impedance specification, an alternate forbidden region for
system from being conditional stable [1].
system loop gain is proposed, as shown in Fig. 5. This
Further, given that the output impedance of the source sub-
proposed forbidden region is described as
system is known, the forbidden region in Fig. 3 can be trans-
formed into the load impedance specification for . As shown
(2)
in Fig. 4, there will be no limitation for within the fre-
Authorized licensed use limited to: King Mongkut's University of Technology North Bangkok. Downloaded on July 13,2021 at 00:07:16 UTC from IEEE Xplore. Restrictions apply.
FENG et al.: IMPEDANCE SPECIFICATIONS FOR STABLE DC DISTRIBUTED POWER SYSTEMS 159
where
(6)
(4)
Authorized licensed use limited to: King Mongkut's University of Technology North Bangkok. Downloaded on July 13,2021 at 00:07:16 UTC from IEEE Xplore. Restrictions apply.
160 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 17, NO. 2, MARCH 2002
the system loop gain will have the stability margin de-
fined in Fig. 5.
(a)
(10)
Fig. 10. Testing the system loop gain margin of a 48 V distributed power
For the purpose of brevity, the proof of Conclusion 2 is pro- system.
vided in the Appendix. Fig. 9 gives a graphic illustration of Con-
clusion 2. If within the whole frequency range, is al-
ways smaller than , as represented by the dotted line in
Fig. 9(a), then the system loop gain will keep out of the
forbidden region, as represented by the dotted line in Fig. 9(b),
indicating desired stability margin. Otherwise, if is
over in some frequency range, as represented by the
solid line in Fig. 9(a), then , represented by the solid line
in Fig. 9(b), will correspondingly cut into the forbidden region,
indicating an insufficient stability margin.
To demonstrate this proposed stability margin measurement
approach, an experiment is carried out on a 48 V dc DPS. As
shown in Fig. 10, the tested system consists of a PFC (power
factor correction) rectifier (1.5 kw, “PFC Min” from Vicor
Cooperation) as the source module, and a dc/dc converter
(100 w, 48 V/5 V, “2nd Generation Micro family” from Vicor
Cooperation) as the load module.
The system loop gain of this source-load system is illustrated
in Fig. 11. is well separated from the defined forbidden
region, indicating that the 48 V dc bus has sufficient stability
margin. Fig. 11. Stability margin of tested 48 V DPS.
Authorized licensed use limited to: King Mongkut's University of Technology North Bangkok. Downloaded on July 13,2021 at 00:07:16 UTC from IEEE Xplore. Restrictions apply.
FENG et al.: IMPEDANCE SPECIFICATIONS FOR STABLE DC DISTRIBUTED POWER SYSTEMS 161
Definition of D (! ).
Fig. 12. Proposed measurement indicates a sufficient stability margin.
Fig. 13.
(A1)
Based on (A2) and (A5), Conclusion 2 follows.
Authorized licensed use limited to: King Mongkut's University of Technology North Bangkok. Downloaded on July 13,2021 at 00:07:16 UTC from IEEE Xplore. Restrictions apply.
162 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 17, NO. 2, MARCH 2002
Authorized licensed use limited to: King Mongkut's University of Technology North Bangkok. Downloaded on July 13,2021 at 00:07:16 UTC from IEEE Xplore. Restrictions apply.