Professional Documents
Culture Documents
Design Test Question
Design Test Question
Design_Test
www.maven-silicon.com
Table of Contents
Implement all the AOI gates (and, or, inv) using blocks X and Y only. (2+3+3 =8M)
3. If the time period is 4 time the pulse width then the duty cycle is _____ (2M)
4. How many minimum number of flip-flops are needed to count the states
7,9,11,13,…125? (4M)
5. Using a single DFF and 2×1 MUXes, implement the following xyz flip-flop. (8M)
1. Display the waveform mode of output for the following piece of Verilog code. (5M)