Instruction Cycle

EE-16102: MICROPROCESSOR & COMPUTER ORGANIZATION
8085 Microprocessor: Program and Instruction Cycle

Dr. Vishal Kumar Gaur
Microprocessor: 8085A
How to Write, Assemble, and Execute a Program
Problem Statement: Write a simple program of adding two numbers in the 8085 language.
1. Program Logic: To write a program, divide a given problem in small steps in terms of the operations the
8085 can perform.
2. Assembly Language Program: Translate these steps into instructions.
3. Make a Flow Chart: Graphical representation of small steps
4. Executing the Program
2
 Problem Statement
 Write the instructions to load the two hexadecimal numbers 32H and 48H in register A and B, respectively.
Add the numbers, and display the sum at the LED output port PORT1.
1. Problem Logic
 The given problem can be divided in to following steps of operation.
i. Load the numbers in the registers.
ii. Add the numbers.
iii. Display the sum at the output port PORT1.
3
2. Assembly Language Program

 Block 1: MVI A,32H
MVI B,48H
 Block 2: ADD B
 Block 3: OUT 01H
 Block 4: HALT
3. Flowchart
4
 From Assembly Language to Hex Code
 To convert the mnemonics into Hex code, we need to look up the code in the 8085 instruction set.
5
 Storing Hex Code in Memory
 To store the program and display output, we have to know the memory address (from where program
begins) and the output port address.
1. Reset the system by pushing RESET key.

2. Enter the first memory address using Hex keys where the program should be stored. Let us assume it is
2000H.
3. Enter each machine code by pushing Hex keys. For example, to enter the first machine code, push the
3,E and STORE key (STORE key may be labelled differently in different systems).
4. When you push STORE key, the program will store the machine code in memory location 2000H and
upgrade the memory address to 2001H.
5. Repeat step 3 until the last machine code, 76H.
6. Reset the system.
6
 Converting from Hex Code to Binary Code
 Once the program is saved in memory. The monitor program stored in the Read-Only-Memory of the MPU
check the keys and convert Hex code into binary code.
 Hence, the program will be stored in memory as follows:
The program has eight

machine code and will
require eight memory
locations to store the
program
7
 Tell the microprocessor where the program begins by entering the memory address 2000H.
 Now, push the execute key (or the key with a similar label) to begin the execution.
 As soon as the Execute function key is pushed, the MPU loads with 2000H in PC.
 The microprocessor begins to read one machine code at a time, and when it fetches the complete
instruction, it executes that instruction.
 For example: it fetch the machine code stored in memory locations 2000H and 2001H and execute the
instruction MVI A,32H; thus it will load 32H in register A.
 The ADD instruction will add the two numbers, and the OUT instruction will display the answer 7AH at the
LED port.
 It continues to execute instructions until it fetches the HLT instruction.
8
Exercise this Example
1. Write assembly language program to Load the contents of memory locations 2100 H and 2101 H in B-
register and C-register respectively. The content of memory locations 2100 H and 2101H are 16 H and
19 H respectively.
2. Program 8085 in Assembly language to add two 99H and 39H. Store the result in register C.
3. Write an assembly language program to find the 2's complement of a hexadecimal number. The
hexadecimal number 6A H is stored in memory location 2100H and the answer is to be stored in 2101 H.
4. Write an assembly language program to multiply two decimal numbers 23 and 9 and store the answer
in some memory location.
5. Write assembly language program to find number of 1's and 0's in 8-bit number stored at 2010
memory address.
9
Instruction Cycle
 Any instruction has two parts: Opcode and Operand

 To execute any instruction μP has to pursue the following steps:
1. Instruction has to be fetched.
2. Decode the instruction using instructor decoder.
3. Perform the function specified by the decoded instruction.
Fetch Decode Execute
Instruction Cycle
 To execute an instruction, microprocessor has to perform various operations such as memory Read/Write,
I/O Read/Write, and sometimes also request acknowledge.
10
Instruction Cycle
 All these operations are performed during execution of a instruction within a given time interval, which is
provided by the clock of the system.
 With reference to the mentioned operations (fetch, decode, and execute) certain terms can be defined.
Fetch Decode Execute
Instruction Cycle
 Instruction Cycle, Machine Cycle, and T-states or Clock Cycles
11
Instruction Cycle
1. Instruction Cycle: Time required for completing the execution of an instruction is known as instruction
cycle. The 8085 instruction cycle consists of one to six machines cycles or operations.
2. Machine Cycle: It is the time required for completing a single operation. This operation can be accessing
memory for read/write operation or accessing I/O device. There can be 3 to 6 clock periods or T-states in a
machine cycle.
3. T-states or Clock Cycles: T-state is equivalent to one clock period. One clock period, i.e. the period
between two negative going transitions of that clock is called T-state. It is the time in which only a
subdivision of the operation can be performed. Hence, each machine cycle contains a number clock cycles
or T-states.
12
Instruction Cycle
Timing Diagrams
 A timing diagram of an instruction is a graphical representation of the time taken by the μP to fetch,
decode, and execute an instruction.
 The size of instruction and frequency of μP decides the total amount of time taken to execute an
instruction.
13
Instruction Cycle
14
Instruction Cycle
 The number of machine cycles required to execute the instruction depends on the particular instruction.
 Some of the instructions require no additional machine cycles after the instruction fetch is complete. Such
instruction have only one machine cycle in instruction cycle.
 Other instructions may requires additional machine cycles to write or read data to or from memory or I/O
devices.
 Hence, the total number of machine cycles required varies from one to five.
15
 Two status signals (S1 and S0) along with IO/M signal output
Microprocessor: 8085A identify the type of the machine cycle being executed by the
8085.
 These signals are issued (or become valid) at the beginning of
the machine cycle and remain stable throughout the machine
Instruction Cycle
cycle.
There are seven kinds of Machine Cycles in 8085.

1. Opcode Fetch Machine Cycle (OFMC)
2. Memory Read Machine Cycle (MRMC)
3. Memory Write Machine Cycle (MWRMC)
4. I/O Read Machine Cycle (IORDMC)
5. I/O Write Machine Cycle (IOWRMC)
6. Interrupt Acknowledge Machine Cycle (INTAMC)
7. Bus Idle Machine Cycle (BIMC)
16
Instruction Cycle

 The instruction fetch portion of an instruction cycle requires a machine cycle for each byte of the instruction
to be fetched.
 The first machine cycle of an instruction cycle is always an OPCODE FETCH machine cycle that requires
either four- or six-clock cycles (T-states).
 Since an instruction consists of 1 to 3 bytes (1, 2 or 3), the instruction fetch is one to three machine cycles
in duration.
 Therefore, one or two memory read machine cycles (MRMC) are also needed to complete the fetch for 2nd
and 3rd bytes of the instruction respectively.
 These other machine cycles that follow OFMC will need three clock cycles (T-states).
 The purpose of an OFMC is to read the contents of a memory location containing the opcode addressed by
the program counter and to place it in the instruction register (IR).
17
Instruction Cycle OFMC
MC-1 MC-2
 In the beginning of state T1, the 8085 puts a low on
the IO/M line of system bus indicating a memory
operation.
 The 8085 sets S1=1 and S0=1 on the system bus,

indicating the memory fetch operation. This status
information remains available for the duration of the
machine cycle.
 During T1 state, the 16-bit address A15-A0 of the

memory location containing the opcode is obtained
from the program counter (PC) and placed on the
address and address/data latches.
18
MC-1 MC-2
 The higher order 8-bits of the address appear on the
address bus A8-A15 remains constants until the end of
the state T3. During T4 state the data on the address
bus is unspecified.
 The low order 8-bits of the address are placed on the

address/data bus, AD7-AD0 at the beginning of T1.
 This data however remains valid only until the

beginning of state T2.
 After this time, this time-multiplexed bus is used as the

data bus during T2 and T3 states.
 Therefore, ALE signal issued by the 𝜇𝑝 during T1 is
used to latch this lower order address in some external
latch on its falling edge.
19
MC-1 MC-2
 During state T2, after the RD signal is made low, the
external decoding circuit decodes the address put on
the address bus during T1 state.
 One of the memory location is selected and 8-bit

information (opcode) to be fetched is placed on the
data bus (AD7-AD0).
 Whatever information is available on BDB at LOW to

HIGH transition of RD, that will be read or sent to IR.
 The contents of PC is incremented by 1 during this

state to indicate the next subsequent byte of
instruction, as during T1 state, the PC has sent the
address to address bus.
20
MC-1 MC-2
 The accessed memory should be fast enough to
output its data before RD goes high.
 Slower memories can gain more time by pulling the
READY signal of 8085 LOW.
 This will introduce an integral number of TWAIT states
between T2 and T3 as long as READY is low.
 On the rising edge of the RD control signal in T3 state,
the opcode obtained from the memory is transferred
to the microprocessor instruction register.
 During state T4, the 8085 decodes the instruction and

enter T1 state of the next machine cycle.
21
MC-1 MC-2
22
Instruction Cycle

 The IO/M signal is made LOW to indicate the external
world that a memory reference is required.
 Then 𝜇𝑃 made S0=0 and S1=1 indicating that
memory READ operation is to be performed.
 During T1, the 𝜇𝑃 places the contents of higher byte
of the memory address register, such as that contents
of the (PCH) or (H) register on A15-A8.
 The contents of the lower byte of the memory address
register such as contents of the (PCL) or (L) register
places on AD7-AD0. The 𝜇𝑃 sets
 ALE signal HIGH indicating the beginning of MC-2.
 As soon as ALE goes to LOW in the middle of T1, the
lower byte of the address is latched in an external
latch.
 The same bus is now going to be used as data bus.
23
Instruction Cycle

 During T2 state, the RD signal goes LOW indicating a
READ operation.
 If the address sent out during T1 state is from (PC),
then (PC) is incremented by 1 otherwise not.
 The external logic gets the data from the memory
location addressed by the memory address register
such as (H,L) pair and places the data on to bi-
directional data bus AD7-AD0.
 During T3 state, RD signal goes HIGH. This LOW to

HIGH transition of signal transfers the data from the
data bus to internal register such as the accumulator.
24
Instruction Cycle
3. Memory Write Machine Cycle (MRWC)

 It also requires only T1 to T3 or three T-states.
 The purpose of memory write machine cycle is to
store the contents of any of the 8085 register such as
the accumulator into a memory location addressed by
a register pair such as (H,L).
 The 𝜇𝑃 made IO/M = 0 in the beginning of T1 state to

indicate memory reference operation.
 Then it puts S0 = 1 and S1 = 0 indicating a memory
write operation.
25
Instruction Cycle

 During T1 state, 8085 places the memory address
register (MAR) higher byte such as the contents of the
(H) register on lines A15-A8 and also places the MAR
lower byte such as the contents of the (L) register on
lines AD7-AD0.
 The 𝜇𝑝 sets ALE signal HIGH indicating the beginning
of MWRMC.
 As soon as ALE goes to low, the lower byte of the
address is latched in an external latch.
 During T2 state, WR goes LOW indicating memory
write operation.
 It also places the contents of the internal register, say
accumulator, on data lines AD7-AD0.
26
Instruction Cycle

 During T3 state, WR goes HIGH. This LOW to HIGH
transition is used to transfer the data from the data
lines to the memory location address by MAR such as
(H,L) register pair.
27
Instruction Cycle
4/5. I/O READ and I/O Write Machine Cycle

 The IORDMC and IOWRMC are identical to MRMC & MWRMC respectively except that appropriate status
signals are issued at the beginning of T1 state.
 IO/M signal goes HIGH at the beginning to indicate I/O device reference is needed in case of I/O mapped
input/output device.
 In these machine cycles higher & lower address bytes are identical and equal to the 8-bit address of the I/O
port while in case of MRMC or MWRMC, the address bus output is the true 16-bits address.
28
Instruction Cycle
Example
 Two machine codes-0011 1110H (3EH) and 0011 0010H (32H) are stored in memory locations 2000H and
2001H, respectively, as shown below. The first machine cycle (3EH) represents the opcode to load a data
byte in the accumulator, and the second code (32H) represents the data byte to be loaded in the
accumulator. Illustrate the bus timings as these machine codes are executed. Calculate the time required to
execute the Opcode and memory read cycles and the entire instruction cycle if the clock frequency is 2
MHz.
29
Thank You
30

Instruction Cycle

Uploaded by

Copyright:

Available Formats

You might also like

Instruction Cycle

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Instruction Cycle

Uploaded by

Copyright:

Available Formats

EE-16102: MICROPROCESSOR & COMPUTER ORGANIZATION

8085 Microprocessor: Program and Instruction Cycle

2. Assembly Language Program

 Block 3: OUT 01H

1. Reset the system by pushing RESET key.

 Hence, the program will be stored in memory as follows:

The program has eight

 Any instruction has two parts: Opcode and Operand

Fetch Decode Execute

Fetch Decode Execute

 Instruction Cycle, Machine Cycle, and T-states or Clock Cycles

There are seven kinds of Machine Cycles in 8085.

1. Opcode Fetch Machine Cycle (OFMC)

 The 8085 sets S1=1 and S0=1 on the system bus,

 During T1 state, the 16-bit address A15-A0 of the

 The low order 8-bits of the address are placed on the

 This data however remains valid only until the

 After this time, this time-multiplexed bus is used as the

 One of the memory location is selected and 8-bit

 Whatever information is available on BDB at LOW to

 The contents of PC is incremented by 1 during this

 During state T4, the 8085 decodes the instruction and

2. Memory Read Machine Cycle (MRMC)

2. Memory Read Machine Cycle (MRMC)

 During T3 state, RD signal goes HIGH. This LOW to

3. Memory Write Machine Cycle (MRWC)

 The 𝜇𝑃 made IO/M = 0 in the beginning of T1 state to

3. Memory Write Machine Cycle (MRWC)

3. Memory Write Machine Cycle (MRWC)

4/5. I/O READ and I/O Write Machine Cycle

You might also like