Professional Documents
Culture Documents
EE6104 Embedded Mid
EE6104 Embedded Mid
EE6104 Embedded Mid
Q1. Derive the Single Rate Data Flow Graph (DFG) with minimum edge and nodes for the following DFG of a 10
circuit operating at multirate.
Q2. Determine the critical path and iteration bound of the following filter using Minimum Cycle Mean method. 10
Assume the computation time for adder and multiplier as 2 u.t. and 4 u.t. respectively.
Q3. Find the possible sampling frequency of the following digital filter. Pipeline the circuit using feed forward 10
cut-set method to increase the sampling frequency to 1 MHz. Assume the clock frequency as 3MHz.