Quiz2 (Page 1 of 6)

You might also like

Download as pdf or txt
Download as pdf or txt
You are on page 1of 6

11/2/22, 4:42 PM Quiz2 (page 1 of 6)

Question 1
Answer saved
Marked out of 1.00

The superscalar approach can be used on __________ architecture.

a. CISC
b. Neither RISC nor CISC
c. RISC
d. Both RISC and CISC

Clear my choice

Question 2
Answer saved
Marked out of 1.00

The essence of the ________ approach is the ability to execute instructions independently and concurrently in different pipelines.

a. scalar
b. flow dependency
c. superscalar
d. branch

Clear my choice

https://lms-hcmuni.fpt.edu.vn/mod/quiz/attempt.php?attempt=344201&cmid=5181 1/6
11/2/22, 4:42 PM Quiz2 (page 1 of 6)

Question 3
Answer saved
Marked out of 1.00

The situation where the second instruction needs data produced by the first instruction to execute is referred to as __________.

a. output dependency
b. antidependency
c. procedural dependency
d. true data dependency

Clear my choice

Question 4
Answer saved
Marked out of 1.00

The instructions following a branch have a _________ on the branch and cannot be executed until the branch is executed.

a. output dependency
b. true data dependency
c. procedural dependency
d. resource dependency

Clear my choice

https://lms-hcmuni.fpt.edu.vn/mod/quiz/attempt.php?attempt=344201&cmid=5181 2/6
11/2/22, 4:42 PM Quiz2 (page 1 of 6)

Question 5
Answer saved
Marked out of 1.00

Instead of the first instruction producing a value that the second instruction uses, with ___________ the second instruction destroys a
value that the first instruction uses.

a. resource conflict
b. in-order issue
c. out-of-order completion
d. antidependency

Clear my choice

Question 6
Answer saved
Marked out of 1.00

__________ exists when instructions in a sequence are independent and thus can be executed in parallel by overlapping.

a. Machine parallelism
b. Instruction issue
c. Instruction-level parallelism
d. Flow dependency

Clear my choice

https://lms-hcmuni.fpt.edu.vn/mod/quiz/attempt.php?attempt=344201&cmid=5181 3/6
11/2/22, 4:42 PM Quiz2 (page 1 of 6)

Question 7
Answer saved
Marked out of 1.00

_________ is determined by the number of instructions that can be fetched and executed at the same time and by the speed and
sophistication of the mechanisms that the processor uses to find independent instructions.

a. Instruction-level parallelism
b. Machine parallelism
c. Procedural dependency
d. Output dependency

Clear my choice

Question 8
Answer saved
Marked out of 1.00

________ is a protocol used to issue instructions.

a. Scalar
b. SIMD
c. Micro-ops
d. Instruction issue policy

Clear my choice

https://lms-hcmuni.fpt.edu.vn/mod/quiz/attempt.php?attempt=344201&cmid=5181 4/6
11/2/22, 4:42 PM Quiz2 (page 1 of 6)

Question 9
Answer saved
Marked out of 1.00

________ is used in scalar RISC processors to improve the performance of instructions that require multiple cycles.

a. In-order completion
b. Out-of-order issue
c. In-order issue
d. Out-of-order completion

Clear my choice

Question 10
Answer saved
Marked out of 1.00

The ________ introduced a full-blown superscalar design with out-of-order execution.

a. Pentium Pro
b. 386
c. 486
d. Pentium

Clear my choice

https://lms-hcmuni.fpt.edu.vn/mod/quiz/attempt.php?attempt=344201&cmid=5181 5/6
11/2/22, 4:42 PM Quiz2 (page 1 of 6)

 

https://lms-hcmuni.fpt.edu.vn/mod/quiz/attempt.php?attempt=344201&cmid=5181 6/6

You might also like