Download as doc, pdf, or txt
Download as doc, pdf, or txt
You are on page 1of 2

Title Page

EXPERIMENT 1

TLE/EEE 328

Title: Implementation of basic logic gates using Verilog (ModelSim)

Objective

Equipment

Theory

PROCEDURE

Discussion

QUESTIONS
1. Which among the gates are called universal gates?

Precaution

Conclusion

You might also like